aboutsummaryrefslogtreecommitdiff
path: root/sim/testsuite/bfin/s7.s
blob: 0cda60ef449d428827aabe5281f5df2674fde5aa (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
//  Test  r4 = VMAX/VMAX (r5,r1)  A0>>2;
# mach: bfin

.include "testutils.inc"
	start


// Both max values are in high half, hence both bits
// into A0 are 1
	A0 = 0;
	R1.L = 0x2;	// max in r1 is 3
	R1.H = 0x3;

	R0.L = 0x6;	// max in r0 is 7
	R0.H = 0x7;

	R6 = VIT_MAX( R1 , R0 ) (ASR);

	DBGA ( R6.L , 0x0007 );
	DBGA ( R6.H , 0x0003 );
	R7 = A0.w;
	DBGA ( R7.L , 0x0000 );
	DBGA ( R7.H , 0xc000 );
	R7.L = A0.x;
	DBGA ( R7.L , 0x0000 );

// max value in r1 is in low, so second bit into A0 is zero
	A0 = 0;
	R1.L = 0x3;	// max in r1 is 3
	R1.H = 0x2;

	R0.L = 0x6;	// max in r0 is 7
	R0.H = 0x7;

	R6 = VIT_MAX( R1 , R0 ) (ASR);

	DBGA ( R6.L , 0x0007 );
	DBGA ( R6.H , 0x0003 );
	R7 = A0.w;
	DBGA ( R7.L , 0x0000 );
	DBGA ( R7.H , 0x4000 );
	R7.L = A0.x;
	DBGA ( R7.L , 0x0000 );

// both max values in low, so both bits into A0 are zero
	R0.L = 0x8000;
	R0.H = 0x0;
	A0.w = R0;
	R1.L = 0x3;	// max in r1 is 3
	R1.H = 0x2;

	R0.L = 0x7;	// max in r0 is 7
	R0.H = 0x6;

	R6 = VIT_MAX( R1 , R0 ) (ASR);

	DBGA ( R6.L , 0x0007 );
	DBGA ( R6.H , 0x0003 );
	R7 = A0.w;
	DBGA ( R7.L , 0x2000 );
	DBGA ( R7.H , 0x0000 );
	R7.L = A0.x;
	DBGA ( R7.L , 0x0000 );

// Test for correct max when one value overflows
	A0 = 0;
	R1.L = 0x7fff;	// max in r1 is 0x8001 (overflowed)
	R1.H = 0x8001;

	R0.L = 0x6;	// max in r0 is 7
	R0.H = 0x7;

	R6 = VIT_MAX( R1 , R0 ) (ASR);

	DBGA ( R6.L , 0x0007 );
	DBGA ( R6.H , 0x8001 );
	R7 = A0.w;
	DBGA ( R7.L , 0x0000 );
	DBGA ( R7.H , 0xc000 );
	R7.L = A0.x;
	DBGA ( R7.L , 0x0000 );

	pass