aboutsummaryrefslogtreecommitdiff
path: root/sim/testsuite/bfin/c_brcc_bp4.s
blob: 39f64b141d5547ff7504f6e1e9fa2a0a2747cb8e (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
//Original:/testcases/core/c_brcc_bp4/c_brcc_bp4.dsp
// Spec Reference: brcc bp
# mach: bfin

.include "testutils.inc"
	start




imm32 r0, 0x00000000;
imm32 r1, 0x00000000;
imm32 r2, 0x00000000;
imm32 r3, 0x00000000;
imm32 r4, 0x00000000;
imm32 r5, 0x00000000;
imm32 r6, 0x00000000;
imm32 r7, 0x00000000;

begin:
ASTAT = R0;			// clear cc
	CC = ! CC;		// set cc=1
	IF CC JUMP good1 (BP);	// branch on true (should branch)
	R1 = 1;			// if go here, error
good1:	IF !CC JUMP bad1 (BP);	// branch on false (should not branch)
	JUMP.S good2;		// should branch here
bad1:	R2 = 2;			// if go here, error
good2:	CC = ! CC;		// clear cc=0
	IF !CC JUMP good3 (BP);	// branch on false (should branch)
	R3 = 3;			// if go here, error
good3:	IF CC JUMP bad2 (BP);	// branch on true (should not branch)
	JUMP.S end;		// we're done
bad2:	R4 = 4;			// if go here error

end:

CHECKREG r0, 0x00000000;
CHECKREG r1, 0x00000000;
CHECKREG r2, 0x00000000;
CHECKREG r3, 0x00000000;
CHECKREG r4, 0x00000000;
CHECKREG r5, 0x00000000;
CHECKREG r6, 0x00000000;
CHECKREG r7, 0x00000000;

pass