1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
|
/* This file is part of the program psim.
Copyright (C) 1994,1995,1996, Andrew Cagney <cagney@highland.com.au>
This program is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 2 of the License, or
(at your option) any later version.
This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
GNU General Public License for more details.
You should have received a copy of the GNU General Public License
along with this program; if not, write to the Free Software
Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
*/
/* What does the instruction look like - bit ordering and size */
extern int hi_bit_nr;
extern int insn_bit_size;
/* generation options: */
enum {
generate_with_icache = 0x1,
generate_with_semantic_icache = 0x2,
generate_with_direct_access_icache = 0x4,
};
typedef enum {
/* Transfer control to an instructions semantic code using the the
standard call/return mechanism */
generate_calls = 0x10,
/* In addition, pre-decode an instructions opcode fields (entering
them into an icache) so that semantic code can avoid the need to
re-decode fields each time it is executed */
generate_calls_with_icache
= generate_calls | generate_with_icache,
/* In addition, the instruction decode code includes a duplicated
copy of the instructions semantic code. This avoids the need to
perform two calls (one to decode an instructions opcode fields
and one to execute the instruction) when there is a miss of the
icache */
generate_calls_with_semantic_icache
= generate_calls_with_icache | generate_with_semantic_icache,
/* In addition, the semantic function refers to icache entries
directly instead of first moving them into local variables */
generate_calls_with_direct_access_icache
= generate_calls_with_icache | generate_with_direct_access_icache,
generate_calls_with_direct_access_semantic_icache
= generate_calls_with_direct_access_icache | generate_with_semantic_icache,
/* Transfer control to an instructions semantic code using
(computed) goto's instead of the more conventional call/return
mechanism */
generate_jumps = 0x20,
/* As for generate_calls_with_icache but applies to jumping code */
generate_jumps_with_icache
= generate_jumps | generate_with_icache,
/* As for generate_calls_with_semantic_icache but applies to jumping
code */
generate_jumps_with_semantic_icache
= generate_jumps_with_icache | generate_with_semantic_icache,
/* As for generate_calls_with_direct_access_icache */
generate_jumps_with_direct_access_icache
= generate_jumps_with_icache | generate_with_direct_access_icache,
generate_jumps_with_direct_access_semantic_icache
= generate_jumps_with_direct_access_icache | generate_with_semantic_icache,
} igen_code;
extern igen_code code;
extern int icache_size;
/* Instruction expansion?
Should the semantic code for each instruction, when the oportunity
arrises, be expanded according to the variable opcode files that
the instruction decode process renders constant */
extern int generate_expanded_instructions;
/* SMP?
Should the generated code include SMP support (>0) and if so, for
how many processors? */
extern int generate_smp;
/* Misc junk */
/* Function header definitions */
/* Cache functions: */
#define ICACHE_FUNCTION_FORMAL \
"cpu *processor,\n\
instruction_word instruction,\n\
unsigned_word cia,\n\
idecode_cache *cache_entry"
#define ICACHE_FUNCTION_ACTUAL "processor, instruction, cia, cache_entry"
#define ICACHE_FUNCTION_TYPE \
((code & generate_with_semantic_icache) \
? SEMANTIC_FUNCTION_TYPE \
: "idecode_semantic *")
/* Semantic functions: */
#define SEMANTIC_FUNCTION_FORMAL \
((code & generate_with_icache) \
? "cpu *processor,\n idecode_cache *cache_entry,\n unsigned_word cia" \
: "cpu *processor,\n instruction_word instruction,\n unsigned_word cia")
#define SEMANTIC_FUNCTION_ACTUAL \
((code & generate_with_icache) \
? "processor, instruction, cia, cache_entry" \
: "processor, instruction, cia")
#define SEMANTIC_FUNCTION_TYPE "unsigned_word"
extern void print_define_my_index
(lf *file,
table_entry *file_entry);
extern void print_itrace
(lf *file,
table_entry *file_entry,
int idecode);
typedef enum {
function_name_prefix_semantics,
function_name_prefix_idecode,
function_name_prefix_itable,
function_name_prefix_goto,
function_name_prefix_icache,
function_name_prefix_none
} lf_function_name_prefixes;
extern int print_function_name
(lf *file,
const char *basename,
insn_bits *expanded_bits,
lf_function_name_prefixes prefix);
|
