1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
|
#include "sim-main.h"
#include "sim-syscall.h"
#include "targ-vals.h"
#ifdef HAVE_UTIME_H
#include <utime.h>
#endif
#ifdef HAVE_TIME_H
#include <time.h>
#endif
#ifdef HAVE_UNISTD_H
#include <unistd.h>
#endif
#ifdef HAVE_STRING_H
#include <string.h>
#else
#ifdef HAVE_STRINGS_H
#include <strings.h>
#endif
#endif
#include <sys/stat.h>
#include <sys/times.h>
#include <sys/time.h>
#define REG0(X) ((X) & 0x3)
#define REG1(X) (((X) & 0xc) >> 2)
#define REG0_4(X) (((X) & 0x30) >> 4)
#define REG0_8(X) (((X) & 0x300) >> 8)
#define REG1_8(X) (((X) & 0xc00) >> 10)
#define REG0_16(X) (((X) & 0x30000) >> 16)
#define REG1_16(X) (((X) & 0xc0000) >> 18)
INLINE_SIM_MAIN (void)
genericAdd(unsigned32 source, unsigned32 destReg)
{
int z, c, n, v;
unsigned32 dest, sum;
dest = State.regs[destReg];
sum = source + dest;
State.regs[destReg] = sum;
z = (sum == 0);
n = (sum & 0x80000000);
c = (sum < source) || (sum < dest);
v = ((dest & 0x80000000) == (source & 0x80000000)
&& (dest & 0x80000000) != (sum & 0x80000000));
PSW &= ~(PSW_Z | PSW_N | PSW_C | PSW_V);
PSW |= ((z ? PSW_Z : 0) | ( n ? PSW_N : 0)
| (c ? PSW_C : 0) | (v ? PSW_V : 0));
}
INLINE_SIM_MAIN (void)
genericSub(unsigned32 source, unsigned32 destReg)
{
int z, c, n, v;
unsigned32 dest, difference;
dest = State.regs[destReg];
difference = dest - source;
State.regs[destReg] = difference;
z = (difference == 0);
n = (difference & 0x80000000);
c = (source > dest);
v = ((dest & 0x80000000) != (source & 0x80000000)
&& (dest & 0x80000000) != (difference & 0x80000000));
PSW &= ~(PSW_Z | PSW_N | PSW_C | PSW_V);
PSW |= ((z ? PSW_Z : 0) | ( n ? PSW_N : 0)
| (c ? PSW_C : 0) | (v ? PSW_V : 0));
}
INLINE_SIM_MAIN (void)
genericCmp(unsigned32 leftOpnd, unsigned32 rightOpnd)
{
int z, c, n, v;
unsigned32 value;
value = rightOpnd - leftOpnd;
z = (value == 0);
n = (value & 0x80000000);
c = (leftOpnd > rightOpnd);
v = ((rightOpnd & 0x80000000) != (leftOpnd & 0x80000000)
&& (rightOpnd & 0x80000000) != (value & 0x80000000));
PSW &= ~(PSW_Z | PSW_N | PSW_C | PSW_V);
PSW |= ((z ? PSW_Z : 0) | ( n ? PSW_N : 0)
| (c ? PSW_C : 0) | (v ? PSW_V : 0));
}
INLINE_SIM_MAIN (void)
genericOr(unsigned32 source, unsigned32 destReg)
{
int n, z;
State.regs[destReg] |= source;
z = (State.regs[destReg] == 0);
n = (State.regs[destReg] & 0x80000000) != 0;
PSW &= ~(PSW_Z | PSW_N | PSW_C | PSW_V);
PSW |= ((z ? PSW_Z : 0) | (n ? PSW_N : 0));
}
INLINE_SIM_MAIN (void)
genericXor(unsigned32 source, unsigned32 destReg)
{
int n, z;
State.regs[destReg] ^= source;
z = (State.regs[destReg] == 0);
n = (State.regs[destReg] & 0x80000000) != 0;
PSW &= ~(PSW_Z | PSW_N | PSW_C | PSW_V);
PSW |= ((z ? PSW_Z : 0) | (n ? PSW_N : 0));
}
INLINE_SIM_MAIN (void)
genericBtst(unsigned32 leftOpnd, unsigned32 rightOpnd)
{
unsigned32 temp;
int z, n;
temp = rightOpnd;
temp &= leftOpnd;
n = (temp & 0x80000000) != 0;
z = (temp == 0);
PSW &= ~(PSW_Z | PSW_N | PSW_C | PSW_V);
PSW |= (z ? PSW_Z : 0) | (n ? PSW_N : 0);
}
/* syscall */
INLINE_SIM_MAIN (void)
do_syscall (void)
{
/* Registers passed to trap 0. */
/* Function number. */
reg_t func = State.regs[0];
/* Parameters. */
reg_t parm1 = State.regs[1];
reg_t parm2 = load_word (State.regs[REG_SP] + 12);
reg_t parm3 = load_word (State.regs[REG_SP] + 16);
reg_t parm4 = load_word (State.regs[REG_SP] + 20);
/* We use this for simulated system calls; we may need to change
it to a reserved instruction if we conflict with uses at
Matsushita. */
int save_errno = errno;
errno = 0;
if (func == TARGET_SYS_exit)
{
/* EXIT - caller can look in parm1 to work out the reason */
sim_engine_halt (simulator, STATE_CPU (simulator, 0), NULL, PC,
(parm1 == 0xdead ? SIM_SIGABRT : sim_exited), parm1);
}
else
{
long result, result2;
int errcode;
sim_syscall_multi (STATE_CPU (simulator, 0), func, parm1, parm2,
parm3, parm4, &result, &result2, &errcode);
/* Registers set by trap 0. */
State.regs[0] = errcode;
State.regs[1] = result;
}
errno = save_errno;
}
|
