aboutsummaryrefslogtreecommitdiff
path: root/sim/common/sim-fpu.h
blob: 72f20e1dd842c52bc19f8c662fbfc436b77e4407 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
/* Simulator Floating-point support.
   Copyright (C) 1997 Free Software Foundation, Inc.
   Contributed by Cygnus Support.

This file is part of GDB, the GNU debugger.

This program is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 2, or (at your option)
any later version.

This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.

You should have received a copy of the GNU General Public License along
with this program; if not, write to the Free Software Foundation, Inc.,
59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.  */



#ifndef _SIM_FPU_H_
#define _SIM_FPU_H_

/* the FPU intermediate type */

typedef struct _sim_fpu {
  double val;
} sim_fpu;


/* Directly map a 32/64bit register quantity into the sim_fpu internal
   type ready for various arithmetic and conversion operations. */

INLINE_SIM_FPU (sim_fpu) sim_fpu_32to (unsigned32 s);
INLINE_SIM_FPU (sim_fpu) sim_fpu_64to (unsigned64 s);

INLINE_SIM_FPU (unsigned32) sim_fpu_to32 (sim_fpu s);
INLINE_SIM_FPU (unsigned64) sim_fpu_to64 (sim_fpu s);


/* Arrithmetic operators */

INLINE_SIM_FPU (sim_fpu) sim_fpu_add (sim_fpu l, sim_fpu r);
INLINE_SIM_FPU (sim_fpu) sim_fpu_sub (sim_fpu l, sim_fpu r);
INLINE_SIM_FPU (sim_fpu) sim_fpu_mul (sim_fpu l, sim_fpu r);
INLINE_SIM_FPU (sim_fpu) sim_fpu_div (sim_fpu l, sim_fpu r);
INLINE_SIM_FPU (sim_fpu) sim_fpu_inv (sim_fpu l);
INLINE_SIM_FPU (sim_fpu) sim_fpu_sqrt (sim_fpu sqr);


/* Conversion of integer value into floating point types */

INLINE_SIM_FPU (sim_fpu) sim_fpu_i32to (signed32 s);
INLINE_SIM_FPU (sim_fpu) sim_fpu_u32to (unsigned32 s);
INLINE_SIM_FPU (sim_fpu) sim_fpu_i64to (signed64 s);
INLINE_SIM_FPU (sim_fpu) sim_fpu_u64to (unsigned64 s);


/* Conversion of internal sim_fpu type to host float and double
   formats - for debuging/tracing */

INLINE_SIM_FPU (float) sim_fpu_2f (sim_fpu f);
INLINE_SIM_FPU (double) sim_fpu_2d (sim_fpu d);

#if 0
INLINE_SIM_FPU (sim_fpu) sim_fpu_f2 (float f);
INLINE_SIM_FPU (sim_fpu) sim_fpu_d2 (double d);
#endif


/* Signalling or NonSignalling NaN */

INLINE_SIM_FPU (int) sim_fpu_is_nan (sim_fpu s);


/* compare l with r; return <0, ==0, >0 accordingly */

INLINE_SIM_FPU (int) sim_fpu_is_lt (sim_fpu l, sim_fpu r);
INLINE_SIM_FPU (int) sim_fpu_is_le (sim_fpu l, sim_fpu r);
INLINE_SIM_FPU (int) sim_fpu_is_eq (sim_fpu l, sim_fpu r);
INLINE_SIM_FPU (int) sim_fpu_is_ne (sim_fpu l, sim_fpu r);
INLINE_SIM_FPU (int) sim_fpu_is_ge (sim_fpu l, sim_fpu r);
INLINE_SIM_FPU (int) sim_fpu_is_gt (sim_fpu l, sim_fpu r);

#endif