1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
|
/* Target-dependent code for the Z80.
Copyright (C) 2002-2022 Free Software Foundation, Inc.
This file is part of GDB.
This program is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 3 of the License, or
(at your option) any later version.
This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
GNU General Public License for more details.
You should have received a copy of the GNU General Public License
along with this program. If not, see <http://www.gnu.org/licenses/>. */
#ifndef Z80_TDEP_H
#define Z80_TDEP_H
/* Register pair constants
Order optimized for gdb-stub implementation
Most of register pairs are 16 bit length on Z80 and
24 bit on eZ80 in ADL or MADL modes */
enum z80_regnum
{
Z80_AF_REGNUM,
Z80_BC_REGNUM,
Z80_DE_REGNUM,
Z80_HL_REGNUM,
Z80_SP_REGNUM, /* SPL on eZ80 CPU */
Z80_PC_REGNUM,
Z80_IX_REGNUM,
Z80_IY_REGNUM,
Z80_AFA_REGNUM,
Z80_BCA_REGNUM,
Z80_DEA_REGNUM,
Z80_HLA_REGNUM,
Z80_IR_REGNUM,
/* eZ80 only registers */
Z80_SPS_REGNUM /* SPS register of eZ80 CPU */
};
#define Z80_NUM_REGS 13
#define Z80_REG_BYTES (Z80_NUM_REGS*2)
#define EZ80_NUM_REGS (Z80_NUM_REGS + 1)
#define EZ80_REG_BYTES (EZ80_NUM_REGS*3)
#endif /* z80-tdep.h */
|
