1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
|
@c Copyright (C) 2014-2017 Free Software Foundation, Inc.
@c This is part of the GAS manual.
@c For copying conditions, see the file as.texinfo.
@c man end
@ifset GENERIC
@page
@node Visium-Dependent
@chapter Visium Dependent Features
@end ifset
@ifclear GENERIC
@node Machine Dependencies
@chapter Visium Dependent Features
@end ifclear
@cindex Visium support
@menu
* Visium Options:: Options
* Visium Syntax:: Syntax
* Visium Opcodes:: Opcodes
@end menu
@node Visium Options
@section Options
@cindex Visium options
@cindex options for Visium
The Visium assembler implements one machine-specific option:
@c man begin OPTIONS
@table @gcctabopt
@cindex @code{-mtune=@var{arch}} command line option, Visium
@item -mtune=@var{arch}
This option specifies the target architecture. If an attempt is made to
assemble an instruction that will not execute on the target architecture,
the assembler will issue an error message.
The following names are recognized:
@code{mcm24}
@code{mcm}
@code{gr5}
@code{gr6}
@end table
@c man end
@node Visium Syntax
@section Syntax
@menu
* Visium Characters:: Special Characters
* Visium Registers:: Register Names
@end menu
@node Visium Characters
@subsection Special Characters
@cindex line comment character, Visium
@cindex Visium line comment character
Line comments are introduced either by the @samp{!} character or by the
@samp{;} character appearing anywhere on a line.
A hash character (@samp{#}) as the first character on a line also
marks the start of a line comment, but in this case it could also be a
logical line number directive (@pxref{Comments}) or a preprocessor
control command (@pxref{Preprocessing}).
@cindex line separator, Visium
@cindex statement separator, Visium
@cindex Visium line separator
The Visium assembler does not currently support a line separator character.
@node Visium Registers
@subsection Register Names
@cindex Visium registers
@cindex register names, Visium
Registers can be specified either by using their canonical mnemonic names
or by using their alias if they have one, for example @samp{sp}.
@node Visium Opcodes
@section Opcodes
All the standard opcodes of the architecture are implemented, along with the
following three pseudo-instructions: @code{cmp}, @code{cmpc}, @code{move}.
In addition, the following two illegal opcodes are implemented and used by the simulation:
@example
stop 5-bit immediate, SourceA
trace 5-bit immediate, SourceA
@end example
|
