aboutsummaryrefslogtreecommitdiff
path: root/sim
AgeCommit message (Expand)AuthorFilesLines
2021-05-23sim: cris: fix memory setup typosMike Frysinger2-1/+5
2021-05-23sim: bfin: fix the otp fixMike Frysinger2-1/+7
2021-05-23sim: bfin: fix build warnings w/newer gccMike Frysinger2-1/+5
2021-05-23sim: rl78: rename open symbol to avoid collisionsMike Frysinger2-4/+10
2021-05-23sim: cris: add unistd.h for environ declMike Frysinger2-0/+5
2021-05-23sim: bfin: add strings.h for ffs()Mike Frysinger2-0/+6
2021-05-22sim: mips: Add shadow mappings for 32-bit memory address spaceFaraz Shahbazker2-3/+17
2021-05-22sim: mips: Only truncate sign extension bits for 32-bit target modelsFaraz Shahbazker2-6/+11
2021-05-21sim/d10v: Use offsetof in a static assertion about structure layout.John Baldwin2-2/+7
2021-05-20sim: ppc: fix Wpointer-sign warningTom de Vries1-1/+1
2021-05-19sim: ppc: fix some Wenum-compare warningsTom de Vries1-2/+2
2021-05-19sim: ppc: fix Wnonnull warningTom de Vries1-2/+1
2021-05-19sim: ppc: fix some more Wunused-function warningsTom de Vries1-2/+2
2021-05-19sim: ppc: fix some Wunused-function warningsTom de Vries1-84/+84
2021-05-17sim: fully merge sim_state_base into sim_stateMike Frysinger43-93/+154
2021-05-17sim: riscv: invert sim_state storageMike Frysinger4-12/+22
2021-05-17sim: h8300: invert sim_state storageMike Frysinger3-11/+32
2021-05-17sim: mips: invert sim_state storageMike Frysinger5-27/+27
2021-05-17sim: avr: invert sim_state storageMike Frysinger3-11/+23
2021-05-17sim: cgen: invert sim_state storage for cgen portsMike Frysinger17-74/+49
2021-05-17sim: bfin: invert sim_state storageMike Frysinger3-9/+12
2021-05-17sim: invert sim_state storageMike Frysinger33-124/+143
2021-05-16sim: install library header filesMike Frysinger3-37/+78
2021-05-16sim: switch config.h usage to defs.hMike Frysinger302-169/+923
2021-05-16sim: riscv: move __int128 check to configureMike Frysinger96-63/+596
2021-05-15sim: ppc: clean up various warningsMike Frysinger22-54/+122
2021-05-15sim: switch to libiberty environ.hMike Frysinger4-24/+18
2021-05-14sim: callback: convert FS interfaces to 64-bitMike Frysinger4-8/+16
2021-05-14sim: callback: convert time interface to 64-bitMike Frysinger9-21/+35
2021-05-14sim: callback: inline PTR defineMike Frysinger3-3/+8
2021-05-14sim: create header namespaceMike Frysinger70-74/+190
2021-05-12sim: clean up explicit environment build callsMike Frysinger8-48/+16
2021-05-12Fix build failure in d10v simLuis Machado2-2/+11
2021-05-08sim: h8300: clean up various warningsMike Frysinger4-8/+21
2021-05-08sim: touch modules targetMike Frysinger2-0/+5
2021-05-08sim: cgen: tweak trace formatMike Frysinger2-1/+5
2021-05-08sim: cgen: namespace mode_names a bitMike Frysinger3-3/+11
2021-05-08sim: cgen: tweak cgen_rtx_error to fix warningsMike Frysinger3-1/+8
2021-05-08sim: cgen: tweak initializers to avoid warningsMike Frysinger2-6/+10
2021-05-08sim: add html & pdf stubsMike Frysinger2-0/+13
2021-05-08sim: use htab_eq_stringTom Tromey2-9/+6
2021-05-07sim: m68hc11: fix up cycle buffer printingMike Frysinger2-5/+8
2021-05-07sim: Add bfd include path for common testsuite toolsDimitar Dimitrov4-2/+12
2021-05-07sim: m32c: clean up various warningsMike Frysinger5-21/+41
2021-05-07sim: m32c: fix warnings about mixing code & declsMike Frysinger3-1/+31
2021-05-07sim: m32c: switch from custom fgets to getlineMike Frysinger5-105/+17
2021-05-06sim: m68hc11: fix up last warningsMike Frysinger4-105/+113
2021-05-06sim: m68hc11: warn when emul_write failsMike Frysinger2-2/+10
2021-05-06sim: h8300 special case testYoshinori Sato4-2/+37
2021-05-05sim: m32c/rl78/rx: fix command parsingMike Frysinger6-80/+59
generated by cgit v1.1 at 2024-11-22 03:34:26 +0000