aboutsummaryrefslogtreecommitdiff
path: root/sim
AgeCommit message (Expand)AuthorFilesLines
2021-01-12sim: or1k: fix mixing of code & decl warningMike Frysinger2-3/+10
2021-01-12sim: or1k: clean up stale build entriesMike Frysinger2-11/+8
2021-01-12sim: README-HACKING: clean up stale run referencesMike Frysinger2-2/+4
2021-01-12sim: common: use #error properlyMike Frysinger2-1/+5
2021-01-12sim: or1k: delete redundant SIM_AC_OPTION_INLINE callMike Frysinger3-34/+16
2021-01-11sim: tests: get common tests working againMike Frysinger4-41/+46
2021-01-11sim: always call SIM_AC_OPTION_WARNINGSMike Frysinger2-1/+7
2021-01-11sim: call SIM_AC_OPTION_WARNINGS(no) in remaining portsMike Frysinger30-20/+1130
2021-01-11sim: or1k: fix include ordering with sim-main.hMike Frysinger2-0/+6
2021-01-11sim: common: fix printf formatsMike Frysinger2-1/+6
2021-01-11sim: rl78: move storage out of headerMike Frysinger3-1/+8
2021-01-11sim: clean up C11 header includesMike Frysinger182-1090/+1097
2021-01-09sim: replace rindex with strrchrMike Frysinger2-2/+6
2021-01-09sim: cr16/d10v: move storage out of headerMike Frysinger6-2/+20
2021-01-09sim: common: clean up asprintf includes a bitMike Frysinger4-5/+7
2021-01-09sim: sh64: delete portMike Frysinger430-73941/+13
2021-01-09sim: clean up stale AC_PREREQ refsMike Frysinger61-458/+198
2021-01-09sim: enable -Werror by default for some archesMike Frysinger53-116/+140
2021-01-09sim: pru: fix include ordering with sim-main.hMike Frysinger2-0/+6
2021-01-09sim: hw: rework code to avoid gcc warningsMike Frysinger2-7/+8
2021-01-09sim: common: add missing stdlib.h for abort()Mike Frysinger5-0/+9
2021-01-08sim: require a C11 compilerMike Frysinger65-419/+1750
2021-01-08sim: ppc: stub out sim_memory_mapMike Frysinger2-0/+10
2021-01-07sim: ChangeLog: move arch-specific entries into the arch dirMike Frysinger10-509/+524
2021-01-07sim: cris: disable test that crashes the linkerMike Frysinger2-1/+10
2021-01-07sim: cris: use -sim with C tests for cris-elf targetsMike Frysinger2-0/+8
2021-01-07sim: h8300: delete opcode cachingMike Frysinger3-136/+20
2021-01-07gdb/sim: add support for exporting memory mapMike Frysinger2-0/+61
2021-01-07fix paths in ChangeLogMike Frysinger1-5/+5
2021-01-07sim: cris: fix C tests with newer toolchainsMike Frysinger11-2/+21
2021-01-05sim: fr30: delete unused testsuiteMike Frysinger108-7226/+4
2021-01-05sim: testsuite: delete unused Make-common.in fileMike Frysinger2-90/+4
2021-01-05sim: h8300: fix test mach markersMike Frysinger10-9/+15
2021-01-05sim: h8300: simplify testsuite runnerMike Frysinger2-61/+15
2021-01-04sim: include stdlib.h for atoi()Mike Frysinger10-4/+23
2021-01-04sim: stdlib.h for abs()Mike Frysinger6-0/+16
2021-01-04sim: update bug URI to https://Mike Frysinger64-33/+159
2021-01-04sim: common: version: add build & homepage info when interactiveMike Frysinger2-0/+20
2021-01-04sim: common: use sim_config_print nameMike Frysinger3-3/+3
2021-01-04sim: common: add a version output helper w/copyright+license infoMike Frysinger3-1/+31
2021-01-04sim: common: rename sim_print_configMike Frysinger3-2/+8
2021-01-02sim: common: add align_{up,down} to match gdbMike Frysinger5-18/+19
2021-01-01Update copyright year range in all GDB filesJoel Brobecker667-667/+667
2020-12-31sim/mips/sim-main.c: Include <stdlib.h> (for abort() declaration)Pavel I. Kryukov2-0/+5
2020-12-15Add support for the SDIV and UDIV instructions to the ARM simulator.Jens Bauer4-19/+132
2020-12-14sim/mips/cp1.c: Include <stdlib.h> for abort() declarationPavel I. Kryukov2-0/+6
2020-11-12sim: pru: Add support for LMBD instructionDimitar Dimitrov5-0/+88
2020-11-12m32r sim: Add prototypes for functions that pass/return DI valuesNick Clifton2-1/+18
2020-11-01sim/bpf: re-generate configureSimon Marchi2-2/+6
2020-10-22sim: move ChangeLog entries into the correct filesAndrew Burgess3-5/+8
generated by cgit v1.1 at 2024-11-19 11:01:04 +0000