aboutsummaryrefslogtreecommitdiff
path: root/sim/v850
AgeCommit message (Expand)AuthorFilesLines
2024-01-12Update copyright year range in header of all files managed by GDBAndrew Burgess1-1/+1
2023-12-19sim: v850: fix -Wunused-variable warningsMike Frysinger1-1/+0
2023-12-07sim: v850: fix -Wunused-but-set-variable warningsMike Frysinger2-11/+8
2023-01-18sim: v850: reduce extra header inclusion to igen filesMike Frysinger1-0/+4
2023-01-18sim: v850: drop redundant defineMike Frysinger1-4/+0
2023-01-16sim: formally assume unistd.h always exists (via gnulib)Mike Frysinger1-2/+0
2023-01-15sim: modules.c: fix generation after recent refactorsMike Frysinger1-0/+3
2023-01-14sim: common: move modules.c to source trackingMike Frysinger1-1/+2
2023-01-14sim: build: drop most recursive build depsMike Frysinger1-2/+1
2023-01-14sim: common: move libcommon.a objects to sourcesMike Frysinger1-2/+2
2023-01-11sim: build: drop subdir Makefile.in filesMike Frysinger1-22/+0
2023-01-10sim: move arch-specific file compilation of common/ files to top-levelMike Frysinger1-2/+2
2023-01-10sim: v850: move arch-specific file compilation to top-levelMike Frysinger1-3/+2
2023-01-10sim: build: drop support for creating libsim.a in subdirsMike Frysinger1-2/+0
2023-01-10sim: v850: move libsim.a creation to top-levelMike Frysinger2-5/+27
2023-01-10sim: modules: trigger generation from top-levelMike Frysinger1-0/+1
2023-01-02sim: build: move generated headers to built sourcesMike Frysinger1-0/+9
2023-01-01Update copyright year range in header of all files managed by GDBJoel Brobecker2-2/+2
2022-12-25sim: cpu: change default init to handle all cpusMike Frysinger1-1/+1
2022-12-25sim: v850: fix SMP compileMike Frysinger3-81/+84
2022-12-24sim: igen: drop move-if-changed usageMike Frysinger1-30/+15
2022-12-23sim: v850: standardize the arch-specific settings a littleMike Frysinger6-725/+733
2022-12-22sim: move bfd.h include out of sim-main.hMike Frysinger1-2/+0
2022-12-22sim: v850: switch from SIM_ADDR to address_wordMike Frysinger2-4/+4
2022-12-21sim: enable common sim_cpu usage everywhereMike Frysinger1-2/+0
2022-12-21sim: v850: invert sim_cpu storageMike Frysinger3-20/+23
2022-11-11sim: v850: rename v850.dc to align with other portsMike Frysinger2-1/+1
2022-11-07sim: v850: drop subdir configure logicMike Frysinger4-2955/+2
2022-11-05sim: run: move linking into top-levelMike Frysinger1-0/+8
2022-11-04sim: build: remove various obsolete generation dep variablesMike Frysinger1-4/+0
2022-11-03sim: v850: switch to standard (high-level) trace definesMike Frysinger3-6/+2
2022-11-02sim: common: change sim_{fetch,store}_register helpers to use void* buffersMike Frysinger1-4/+4
2022-10-31sim: reg: constify store helperMike Frysinger1-2/+2
2022-10-31sim: common: change sim_read & sim_write to use void* buffersMike Frysinger1-3/+3
2022-04-06Fix for v850e divq instructionJeff Law1-2/+2
2022-04-06Fix "bins" simulation for v850e3v5Jeff Law1-1/+8
2022-03-29Fix for MUL instruction on the v850Jeff Law1-2/+2
2022-02-21sim: gdbinit: hoist setup to common codeMike Frysinger1-9/+0
2022-01-06sim: v850: migrate to standard uintXX_t typesMike Frysinger5-111/+105
2022-01-01Automatic Copyright Year update after running gdb/copyright.pyJoel Brobecker2-2/+2
2021-12-09sim: use ## for automake commentsMike Frysinger1-18/+18
2021-11-28sim: v850: switch to new target-newlib-syscallMike Frysinger3-67/+26
2021-11-15sim: split program path out of argv vectorMike Frysinger1-5/+1
2021-11-02sim: hoist mn10300 & v850 igen rules up to common buildsMike Frysinger2-67/+87
2021-10-31sim: v850: delete old gencode logicMike Frysinger1-7/+2
2021-10-31sim: igen: tighten up build outputMike Frysinger1-1/+1
2021-10-31sim: silence stamp touch rulesMike Frysinger1-1/+1
2021-10-31sim: standardize move-if-change rulesMike Frysinger1-15/+15
2021-10-31sim: mips/v850: remove redundant variable setupMike Frysinger1-2/+0
2021-08-17sim: rename ChangeLog files to ChangeLog-2021Mike Frysinger1-0/+0
generated by cgit v1.1 at 2024-07-11 08:39:39 +0000