aboutsummaryrefslogtreecommitdiff
path: root/sim/or1k
AgeCommit message (Expand)AuthorFilesLines
2022-02-21sim: gdbinit: hoist setup to common codeMike Frysinger1-9/+0
2022-01-01Automatic Copyright Year update after running gdb/copyright.pyJoel Brobecker18-18/+18
2021-12-16sim: mips/or1k: drop redundant arg to bitsize macroMike Frysinger2-2/+2
2021-12-09sim: use ## for automake commentsMike Frysinger1-18/+18
2021-11-19sim: install various doc filesMike Frysinger1-0/+3
2021-11-15sim: split program path out of argv vectorMike Frysinger1-4/+1
2021-11-02sim: hoist cgen mloop rules up to common buildsMike Frysinger2-15/+38
2021-11-01sim: or1k: build with -WerrorMike Frysinger1-3/+0
2021-10-31sim: tighten up stamp rulesMike Frysinger1-1/+2
2021-10-31sim: silence stamp touch rulesMike Frysinger1-3/+3
2021-10-31sim: standardize move-if-change rulesMike Frysinger1-2/+2
2021-08-17sim: rename ChangeLog files to ChangeLog-2021Mike Frysinger1-0/+0
2021-07-01sim: unify reserved instruction bits settingsMike Frysinger2-2/+4
2021-06-30sim: unify scache settingsMike Frysinger4-26/+6
2021-06-30sim: move default model to the runtime sim stateMike Frysinger5-23/+8
2021-06-30sim: namespace sim_machsMike Frysinger3-1/+11
2021-06-29sim: model: constify sim_machs storageMike Frysinger2-1/+5
2021-06-28sim: cgen: delete unused record_trace_results functionsMike Frysinger2-8/+4
2021-06-22sim: drop configure scripts for simple portsMike Frysinger2-0/+11
2021-06-21sim: unify hardware settingsMike Frysinger3-49/+5
2021-06-21sim: hw: rework configure option & device selectionMike Frysinger2-37/+29
2021-06-20sim: delete SIM_AC_COMMON macroMike Frysinger4-5/+5
2021-06-20sim: unify general maintainer settingsMike Frysinger3-124/+5
2021-06-20sim: unify cgen maintainer settingsMike Frysinger5-45/+6
2021-06-20sim: move sim-inline to the common codeMike Frysinger3-36/+5
2021-06-19sim: unify gettext/intl probing logicMike Frysinger2-85/+0
2021-06-19sim: unify toolchain dependency logicMike Frysinger2-1109/+1
2021-06-19sim: unify toolchain probing logicMike Frysinger2-1360/+26
2021-06-19sim: unify bfd library dependency testing logicMike Frysinger3-7691/+6
2021-06-19sim: unify various library testing logicMike Frysinger2-141/+6
2021-06-18sim: unify -Werror build settingsMike Frysinger3-112/+6
2021-06-18sim: move -Werror disabling to MakefileMike Frysinger4-39/+49
2021-06-18sim: split sim-signal.h include outMike Frysinger2-0/+5
2021-06-17sim: overhaul & unify endian settings managementMike Frysinger5-56/+11
2021-06-16sim: drop obsolete AC_EXEEXT callMike Frysinger2-2/+4
2021-06-16sim: drop arch-specific config.hMike Frysinger3-280/+47
2021-06-15sim: move dv-sockser define to CPPFLAGSMike Frysinger3-8/+5
2021-06-12sim: overhaul alignment settings managementMike Frysinger4-56/+8
2021-06-12sim: unify bug & package settingsMike Frysinger3-87/+2
2021-06-12sim: unify debug/stdio/trace/profile build settingsMike Frysinger2-150/+2
2021-06-12sim: unify environment build settingsMike Frysinger3-32/+2
2021-06-12sim: unify assert build settingsMike Frysinger4-28/+6
2021-06-12sim: unify platform function & header testsMike Frysinger3-552/+6
2021-06-09sim: cgen: inline cgen_init logicMike Frysinger3-5/+7
2021-05-17sim: cgen: invert sim_state storage for cgen portsMike Frysinger2-13/+6
2021-05-16sim: switch config.h usage to defs.hMike Frysinger5-2/+14
2021-05-16sim: riscv: move __int128 check to configureMike Frysinger3-2/+19
2021-05-12sim: clean up explicit environment build callsMike Frysinger3-23/+5
2021-05-04Add missing stdlib.h includes to simTom Tromey2-0/+5
2021-05-04sim: add support for build-time ar & ranlibMike Frysinger2-2/+14
generated by cgit v1.1 at 2025-02-01 00:40:32 +0000