aboutsummaryrefslogtreecommitdiff
path: root/sim/m32c
AgeCommit message (Expand)AuthorFilesLines
2024-01-22sim: Fix -Werror=shadow=local by changing mem to addr in sim_{read,write}Mark Wielaard1-5/+5
2024-01-12Update copyright year range in header of all files managed by GDBAndrew Burgess21-21/+21
2024-01-08sim: m32c: fix declaration-after-statement warningsMike Frysinger1-2/+3
2024-01-08sim: warnings: mark local funcs/vars as staticMike Frysinger1-14/+14
2023-12-22sim: m32c: fix -Wshadow=local warningsMike Frysinger2-12/+9
2023-12-21sim: m32c: fix initial #line number in generated codeMike Frysinger1-1/+1
2023-12-05sim: m32c: use UTF-8 encodingMike Frysinger1-1/+1
2023-01-18sim: info: convert verbose field to a boolMike Frysinger1-1/+1
2023-01-15sim: modules.c: fix generation after recent refactorsMike Frysinger1-0/+3
2023-01-14sim: common: move modules.c to source trackingMike Frysinger1-1/+2
2023-01-14sim: build: drop most recursive build depsMike Frysinger1-2/+1
2023-01-14sim: common: move libcommon.a objects to sourcesMike Frysinger1-2/+2
2023-01-11sim: build: drop subdir Makefile.in filesMike Frysinger1-22/+0
2023-01-10sim: move arch-specific file compilation of common/ files to top-levelMike Frysinger1-2/+2
2023-01-10sim: m32c: move arch-specific file compilation to top-levelMike Frysinger2-6/+2
2023-01-10sim: build: drop support for creating libsim.a in subdirsMike Frysinger1-3/+0
2023-01-10sim: m32c: move libsim.a creation to top-levelMike Frysinger2-18/+27
2023-01-10sim: modules: trigger generation from top-levelMike Frysinger1-0/+1
2023-01-01sim: replace -I$srcroot/opcodes include with -I$srcrootMike Frysinger1-1/+1
2023-01-01Update copyright year range in header of all files managed by GDBJoel Brobecker22-22/+22
2022-12-22sim: switch sim_{read,write} APIs to 64-bit all the time [PR sim/7504]Mike Frysinger1-4/+4
2022-12-20sim: move register headers into sim/ namespace [PR sim/29869]Mike Frysinger1-1/+1
2022-11-06sim: build: respect AM_MAKEFLAGS when entering subdirsMike Frysinger1-1/+1
2022-11-05sim: run: move linking into top-levelMike Frysinger1-0/+12
2022-11-04sim: m32c/rx: drop useless $(ENDLIST)Mike Frysinger1-5/+2
2022-11-02sim: common: change sim_{fetch,store}_register helpers to use void* buffersMike Frysinger1-2/+2
2022-10-31sim: reg: constify store helperMike Frysinger1-1/+1
2022-10-31sim: constify various integer readersMike Frysinger1-1/+1
2022-10-31sim: common: change sim_read & sim_write to use void* buffersMike Frysinger1-2/+2
2022-10-29sim, sim/{m32c,ppc,rl78}: Use getopt_longTsukasa OI1-1/+4
2022-10-11sim/m32c: Add ATTRIBUTE_PRINTFTsukasa OI1-2/+2
2022-08-06Don't use BFD_VMA_FMT in gdb and simAlan Modra1-2/+2
2022-06-15sim: fix BFD_VMA format arguments on 32-bit hosts [PR gdb/29184]Sergei Trofimovich1-2/+2
2022-05-13sim: remove use of PTRAlan Modra1-1/+1
2022-04-04sim: fixes for libopcodes styled disassemblerAndrew Burgess1-1/+13
2022-01-01Automatic Copyright Year update after running gdb/copyright.pyJoel Brobecker22-22/+22
2021-12-09sim: use ## for automake commentsMike Frysinger1-18/+18
2021-12-04sim: m32c/rl78: drop redundant -Wall settingsMike Frysinger1-1/+1
2021-11-28sim: iq2000/lm32/m32c/moxie/rx: switch to new target-newlib-syscall.hMike Frysinger1-9/+9
2021-11-02sim: hoist gencode & opc2c build rules up to common buildsMike Frysinger2-23/+53
2021-10-31sim: m32c: tighten up opc2c build outputMike Frysinger2-7/+6
2021-08-17sim: rename ChangeLog files to ChangeLog-2021Mike Frysinger1-0/+0
2021-06-22sim: drop configure scripts for simple portsMike Frysinger4-2912/+6
2021-06-21sim: unify hardware settingsMike Frysinger3-54/+5
2021-06-21sim: hw: rework configure option & device selectionMike Frysinger2-38/+30
2021-06-20sim: delete SIM_AC_COMMON macroMike Frysinger4-5/+5
2021-06-20sim: unify general maintainer settingsMike Frysinger2-124/+0
2021-06-20sim: move sim-inline to the common codeMike Frysinger3-36/+5
2021-06-19sim: unify gettext/intl probing logicMike Frysinger2-85/+0
2021-06-19sim: unify toolchain dependency logicMike Frysinger2-1109/+1
generated by cgit v1.1 at 2024-11-04 00:04:31 +0000