aboutsummaryrefslogtreecommitdiff
path: root/sim/cris
AgeCommit message (Expand)AuthorFilesLines
2021-08-17sim: rename ChangeLog files to ChangeLog-2021Mike Frysinger1-0/+0
2021-06-30sim: cris/frv/iq2000/lm32: merge with common configure scriptMike Frysinger4-2896/+6
2021-06-30sim: unify scache settingsMike Frysinger4-34/+7
2021-06-30sim: move default model to the runtime sim stateMike Frysinger5-28/+9
2021-06-30sim: namespace sim_machsMike Frysinger3-1/+11
2021-06-29sim: cris: remove cgen-ops.h include hackMike Frysinger2-4/+5
2021-06-29sim: model: constify sim_machs storageMike Frysinger2-1/+5
2021-06-28sim: cgen: delete unused record_trace_results functionsMike Frysinger3-16/+5
2021-06-27sim: bpf/cris: include cgen-mem in decodersMike Frysinger3-0/+7
2021-06-24sim: cris: fix a few missing prototype warningsMike Frysinger3-32/+11
2021-06-23sim: cris: override getpid callbackMike Frysinger2-0/+13
2021-06-22sim: cris: fix a few warningsMike Frysinger2-2/+9
2021-06-22sim: drop configure scripts for simple portsMike Frysinger2-0/+11
2021-06-21sim: unify hardware settingsMike Frysinger3-49/+5
2021-06-21sim: hw: rework configure option & device selectionMike Frysinger4-52/+47
2021-06-20sim: cris: clean up printf & abort usage a bitMike Frysinger2-40/+43
2021-06-20sim: delete SIM_AC_COMMON macroMike Frysinger4-5/+5
2021-06-20sim: unify general maintainer settingsMike Frysinger3-124/+5
2021-06-20sim: unify cgen maintainer settingsMike Frysinger5-45/+6
2021-06-20sim: move sim-inline to the common codeMike Frysinger3-36/+5
2021-06-19sim: unify gettext/intl probing logicMike Frysinger2-85/+0
2021-06-19sim: unify toolchain dependency logicMike Frysinger2-1109/+1
2021-06-19sim: unify toolchain probing logicMike Frysinger2-1360/+26
2021-06-19sim: unify bfd library dependency testing logicMike Frysinger3-7691/+6
2021-06-19sim: unify various library testing logicMike Frysinger2-141/+6
2021-06-18sim: unify -Werror build settingsMike Frysinger3-112/+6
2021-06-18sim: move -Werror disabling to MakefileMike Frysinger4-106/+116
2021-06-18sim: split sim-signal.h include outMike Frysinger2-0/+5
2021-06-17sim: overhaul & unify endian settings managementMike Frysinger5-56/+11
2021-06-17sim: split sim/callback.h include outMike Frysinger2-0/+5
2021-06-16sim: drop obsolete AC_EXEEXT callMike Frysinger2-2/+4
2021-06-16sim: drop arch-specific config.hMike Frysinger4-281/+49
2021-06-15sim: move dv-sockser define to CPPFLAGSMike Frysinger3-8/+5
2021-06-12sim: start unifying portability shimsMike Frysinger2-0/+5
2021-06-12sim: assume sys/select.h always existsMike Frysinger3-6/+6
2021-06-12sim: overhaul alignment settings managementMike Frysinger4-56/+8
2021-06-12sim: unify bug & package settingsMike Frysinger3-87/+2
2021-06-12sim: unify debug/stdio/trace/profile build settingsMike Frysinger2-150/+2
2021-06-12sim: unify environment build settingsMike Frysinger3-32/+2
2021-06-12sim: unify assert build settingsMike Frysinger4-28/+6
2021-06-12sim: unify platform function & header testsMike Frysinger4-580/+7
2021-06-09sim: cgen: inline cgen_init logicMike Frysinger2-4/+4
2021-05-24opcodes: cris: move desc & opc files from sim/Mike Frysinger5-3339/+13
2021-05-23sim: cris: fix memory setup typosMike Frysinger2-1/+5
2021-05-23sim: cris: add unistd.h for environ declMike Frysinger2-0/+5
2021-05-17sim: cgen: invert sim_state storage for cgen portsMike Frysinger2-10/+4
2021-05-16sim: switch config.h usage to defs.hMike Frysinger10-4/+31
2021-05-16sim: riscv: move __int128 check to configureMike Frysinger3-2/+19
2021-05-15sim: switch to libiberty environ.hMike Frysinger2-16/+11
2021-05-14sim: callback: convert time interface to 64-bitMike Frysinger2-7/+9
generated by cgit v1.1 at 2024-11-19 23:08:48 +0000