aboutsummaryrefslogtreecommitdiff
path: root/sim/cris
AgeCommit message (Expand)AuthorFilesLines
2023-12-07sim: cris: fix -Wunused-but-set-variable warningsMike Frysinger2-4/+7
2023-12-06sim: cris: move generated file to right placeMike Frysinger1-1/+1
2023-08-19Placate -Wmissing-declarations in sim/crisTom Tromey1-0/+10
2023-08-19Remove extraneous '%' from sim/cris/local.mkTom Tromey1-1/+1
2023-08-19sim regenAlan Modra15-33/+53
2023-08-19sim --enable-cgen-maintAlan Modra1-3/+3
2023-08-09Rename bfd_bread and bfd_bwriteAlan Modra1-2/+2
2023-01-16sim: assume sys/stat.h always exists (via gnulib)Mike Frysinger1-2/+0
2023-01-16sim: formally assume unistd.h always exists (via gnulib)Mike Frysinger3-7/+0
2023-01-15sim: modules.c: fix generation after recent refactorsMike Frysinger1-0/+3
2023-01-14sim: common: move modules.c to source trackingMike Frysinger1-1/+2
2023-01-14sim: build: drop most recursive build depsMike Frysinger1-2/+1
2023-01-14sim: common: move libcommon.a objects to sourcesMike Frysinger1-2/+2
2023-01-14sim: build: drop AM_MAKEFLAGS settingsMike Frysinger1-1/+0
2023-01-11sim: build: drop subdir Makefile.in filesMike Frysinger1-24/+0
2023-01-10sim: move arch-specific file compilation of common/ files to top-levelMike Frysinger1-2/+2
2023-01-10sim: cris: move arch-specific file compilation to top-levelMike Frysinger1-3/+0
2023-01-10sim: build: drop support for creating libsim.a in subdirsMike Frysinger1-2/+0
2023-01-10sim: cris: move libsim.a creation to top-levelMike Frysinger2-11/+38
2023-01-10sim: modules: trigger generation from top-levelMike Frysinger1-0/+1
2023-01-02sim: build: move generated headers to built sourcesMike Frysinger1-2/+4
2023-01-02sim: cris: hoist cgen rules to top-levelMike Frysinger2-33/+17
2023-01-01sim: replace -I$srcroot/bfd include with -I$srcrootMike Frysinger1-1/+1
2023-01-01sim: replace -I$srcroot/opcodes include with -I$srcrootMike Frysinger1-2/+2
2023-01-01Update copyright year range in header of all files managed by GDBJoel Brobecker29-29/+29
2022-12-25sim: cpu: change default init to handle all cpusMike Frysinger1-1/+1
2022-12-23sim: cgen: move symcat.h include to where it's usedMike Frysinger1-1/+0
2022-12-23sim: cgen: move cgen-types.h include to cgen-defs.hMike Frysinger1-1/+0
2022-12-22sim: switch sim_{read,write} APIs to 64-bit all the time [PR sim/7504]Mike Frysinger1-2/+2
2022-12-22sim: use bfd_vma when reading start addr from bfd infoMike Frysinger1-2/+2
2022-12-21sim: build: hoist lists of hw devices upMike Frysinger2-4/+5
2022-12-21sim: enable common sim_cpu usage everywhereMike Frysinger1-2/+0
2022-12-21sim: cris: invert sim_cpu storageMike Frysinger6-239/+244
2022-11-05sim: run: move linking into top-levelMike Frysinger1-0/+8
2022-11-05sim: cris: move rvdummy linking to top-levelMike Frysinger2-12/+8
2022-11-04sim: build: remove various obsolete generation dep variablesMike Frysinger1-20/+0
2022-11-04sim: build: switch to libtool for linkingMike Frysinger1-1/+2
2022-11-02sim: common: change sim_{fetch,store}_register helpers to use void* buffersMike Frysinger1-4/+4
2022-10-31sim: reg: constify store helperMike Frysinger2-2/+2
2022-10-31sim: common: change sim_read & sim_write to use void* buffersMike Frysinger1-1/+1
2022-10-11sim/cris: Add ATTRIBUTE_PRINTFTsukasa OI1-1/+1
2022-08-06Don't use BFD_VMA_FMT in gdb and simAlan Modra1-12/+13
2022-06-15sim: fix BFD_VMA format arguments on 32-bit hosts [PR gdb/29184]Sergei Trofimovich1-4/+6
2022-05-13sim: remove use of PTRAlan Modra2-3/+3
2022-04-04sim: fixes for libopcodes styled disassemblerAndrew Burgess1-1/+2
2022-02-14sim cris: Unbreak --disable-sim-hardware buildsHans-Peter Nilsson1-0/+8
2022-02-14sim cris: Correct PRIu32 to PRIx32Hans-Peter Nilsson1-1/+1
2022-01-06sim: cris: migrate to standard uintXX_t typesMike Frysinger7-80/+80
2022-01-01Automatic Copyright Year update after running gdb/copyright.pyJoel Brobecker29-29/+29
2021-12-09sim: use ## for automake commentsMike Frysinger1-22/+22
generated by cgit v1.1 at 2024-07-12 04:25:59 +0000