aboutsummaryrefslogtreecommitdiff
path: root/sim/cr16/interp.c
AgeCommit message (Expand)AuthorFilesLines
2021-06-18sim: split sim-signal.h include outMike Frysinger1-0/+1
2021-06-17sim: overhaul & unify endian settings managementMike Frysinger1-0/+3
2021-05-16sim: switch config.h usage to defs.hMike Frysinger1-1/+3
2021-05-14sim: create header namespaceMike Frysinger1-2/+2
2021-05-04sim: clean up bfd_vma printingMike Frysinger1-1/+2
2021-04-18sim: cr16: fix build warningsMike Frysinger1-2/+3
2021-04-12sim: cgen: move cgen_cpu_max_extra_bytes logic into the common codeMike Frysinger1-1/+1
2021-01-09sim: cr16/d10v: move storage out of headerMike Frysinger1-0/+2
2021-01-01Update copyright year range in all GDB filesJoel Brobecker1-1/+1
2020-01-01Update copyright year range in all GDB files.Joel Brobecker1-1/+1
2019-01-01Update copyright year range in all GDB files.Joel Brobecker1-1/+1
2018-01-02Update copyright year range in all GDB filesJoel Brobecker1-1/+1
2017-01-01update copyright year range in GDB filesJoel Brobecker1-1/+1
2016-01-06sim: sim_{create_inferior,open,parse_args}: constify argv/env slightlyMike Frysinger1-2/+4
2016-01-03sim: parse_args: display getopt error ourselvesMike Frysinger1-3/+1
2016-01-01GDB copyright headers update after running GDB's copyright.py script.Joel Brobecker1-1/+1
2015-11-15sim: cr16: drop global callback stateMike Frysinger1-8/+3
2015-11-15sim: cr16: convert to common sim engine logicMike Frysinger1-108/+47
2015-11-15sim: cr16: convert to common sim memory modulesMike Frysinger1-469/+14
2015-11-15sim: cr16: push down sd/cpu varsMike Frysinger1-43/+62
2015-11-15sim: cr16: switch to common sim-regMike Frysinger1-13/+46
2015-11-15sim: cr16/d10v: drop redundant call to sim_create_inferiorMike Frysinger1-1/+0
2015-11-15sim: sim-close: unify sim_close logicMike Frysinger1-7/+0
2015-11-10sim: cr16/d10v: localize translation funcsMike Frysinger1-3/+3
2015-04-17sim: arm/cr16/d10v/h8300/microblaze/sh: fill out sim-cpu pc fetch/store helpersMike Frysinger1-0/+21
2015-04-01sim: run: punt!Mike Frysinger1-2/+0
2015-03-30sim: cr16: convert to nrunMike Frysinger1-131/+78
2015-03-30sim: cr16: delete NEED_UI_LOOP_HOOK handlingMike Frysinger1-19/+0
2015-03-30sim: cr16: delete dead codeMike Frysinger1-238/+0
2015-03-29sim: cr16: clean up misc warningsMike Frysinger1-38/+23
2015-03-29sim: cr16: use common configure optionsMike Frysinger1-0/+8
2015-01-01Update year range in copyright notice of all files owned by the GDB project.Joel Brobecker1-1/+1
2014-03-10sim: constify arg to sim_do_commandMike Frysinger1-1/+1
2014-03-05sim: constify prog_nameMike Frysinger1-1/+1
2014-01-07remove PARAMS from simTom Tromey1-7/+7
2014-01-01Update Copyright year range in all files maintained by GDB.Joel Brobecker1-1/+1
2013-03-15gdb:Steve Ellcey1-1/+1
2013-01-01Update years in copyright notice for the GDB files.Joel Brobecker1-1/+1
2012-08-30sim: cr16: improve trap handlingMike Frysinger1-0/+4
2012-08-30sim: cr16: add sim_complete_command stubMike Frysinger1-0/+5
2012-06-17sim: cr16: include config.h rather than sysdep.h from bfdMike Frysinger1-1/+3
2012-05-24gdb/Pedro Alves1-3/+3
2012-01-04Copyright year update in most files of the GDB Project.Joel Brobecker1-1/+1
2011-01-01run copyright.sh for 2011.Joel Brobecker1-1/+1
2010-04-14sim: constify sim_write source buffer (part 2)Mike Frysinger1-1/+1
2010-01-01Update copyright notices to add year 2010.Joel Brobecker1-2/+2
2009-01-14 Update the copyright notice of some of the files I missedJoel Brobecker1-2/+2
2008-07-11 * interp.c (hash): Remove incorrect prototype.Hans-Peter Nilsson1-1/+0
2008-05-05 Update the machine code decode algorithm using hash table.M R Swami Reddy1-456/+584
2008-04-08Added Files:M R Swami Reddy1-0/+1448
generated by cgit v1.1 at 2024-11-22 16:02:49 +0000