aboutsummaryrefslogtreecommitdiff
path: root/sim/common/sim-n-core.h
AgeCommit message (Expand)AuthorFilesLines
2002-11-232002-11-22 Andrew Cagney <ac131313@redhat.com>Andrew Cagney1-19/+22
1999-04-26import gdb-19990422 snapshotStan Shebs1-2/+2
1999-04-16Initial creation of sourceware repositorygdb-4_18-branchpointStan Shebs1-0/+417
1999-04-16Initial creation of sourceware repositoryStan Shebs1-390/+0
1998-02-23 * sim-xcat.h: Delete.Doug Evans1-6/+20
1997-11-13 * sim-base.h (sim_state_base): Move `magic' to end of struct.Doug Evans1-10/+9
1997-11-13 * sim-n-core.h (sim_core_read_unaligned_N): illegal emptyFelix Lee1-1/+1
1997-11-05Rewrite the MIPS simulator's memory model so that it uses the genericAndrew Cagney1-88/+167
1997-10-28Add support for 16 byte quantities to sim-endian macro H2T.Andrew Cagney1-0/+5
1997-10-28Implement sim_core_{read,write}_word using sim_core_{read,write}_<N>.Andrew Cagney1-5/+6
1997-10-27Fix typo.Doug Evans1-1/+1
1997-10-27Add 128 bit transfers to sim core.Andrew Cagney1-43/+56
1997-10-14Correct type of address argument for sim_core_{read,write}Andrew Cagney1-2/+10
1997-09-04o Add modulo argument to sim_core_attachAndrew Cagney1-4/+4
1997-09-02 * Makefile.in (TAGS): Add support for "/* TAGS: foo */" marker.David Edelsohn1-14/+49
1997-05-27Extend xor-endian and per-cpu support in core module.Andrew Cagney1-7/+7
1997-05-23Preliminary suport for xor-endian suport in core module.Andrew Cagney1-32/+58
1997-05-05Start of implementation of a distributed (between processors)Andrew Cagney1-21/+112
1997-05-02Update devo version of m32r sim to build with recent sim/common changes.Andrew Cagney1-36/+60
1997-03-14Add a number of per-simulator options: hostendian, endian, inline, warnings.Andrew Cagney1-0/+95