aboutsummaryrefslogtreecommitdiff
path: root/sim/common/sim-core.h
AgeCommit message (Expand)AuthorFilesLines
2016-01-01GDB copyright headers update after running GDB's copyright.py script.Joel Brobecker1-1/+1
2015-12-26sim: punt WITH_DEVICES & tconfig.h supportMike Frysinger1-17/+0
2015-12-25sim: device_error: puntMike Frysinger1-1/+0
2015-11-17sim: always enable modulo memoryMike Frysinger1-4/+3
2015-01-01Update year range in copyright notice of all files owned by the GDB project.Joel Brobecker1-1/+1
2014-01-01Update Copyright year range in all files maintained by GDB.Joel Brobecker1-1/+1
2013-01-01Update years in copyright notice for the GDB files.Joel Brobecker1-1/+1
2012-03-26sim: add a proper sim_core_trans_addr prototypeMike Frysinger1-0/+8
2012-01-04Copyright year update in most files of the GDB Project.Joel Brobecker1-1/+1
2011-03-15sim: common: trim trailing whitespaceMike Frysinger1-1/+1
2011-01-01run copyright.sh for 2011.Joel Brobecker1-1/+1
2010-03-30sim: update device_error() prototypeMike Frysinger1-1/+1
2010-01-01Update copyright notices to add year 2010.Joel Brobecker1-1/+1
2009-01-14 Update the copyright notice of some of the files I missedJoel Brobecker1-1/+1
2008-01-01 Updated copyright notices for most files.Daniel Jacobowitz1-1/+1
2007-08-24 Switch the license of all files explicitly copyright the FSFJoel Brobecker1-4/+2
2007-01-09Copyright updates for 2007.Daniel Jacobowitz1-1/+1
2002-11-232002-11-22 Andrew Cagney <ac131313@redhat.com>Andrew Cagney1-19/+22
2002-02-102002-02-10 Chris Demetriou <cgd@broadcom.com>Chris Demetriou1-2/+2
1999-04-26import gdb-19990422 snapshotStan Shebs1-0/+9
1999-04-16Initial creation of sourceware repositorygdb-4_18-branchpointStan Shebs1-0/+343
1999-04-16Initial creation of sourceware repositoryStan Shebs1-351/+0
1998-06-11 * sim-core.h (SIM_CORE_SIGNAL_FN): New typedef.Doug Evans1-37/+45
1998-03-03Good grief. Detailed function descriptions should accompany their definition.Doug Evans1-1/+3
1998-02-25 (profile_print_core): Simplify by calling sim_core_map_to_str.Doug Evans1-30/+50
1997-10-31Make memory regions layered (just like existing device regions) soAndrew Cagney1-6/+23
1997-10-30 * sim-core.h (sim_core_write_8): Define.Doug Evans1-0/+1
1997-10-28Implement sim_core_{read,write}_word using sim_core_{read,write}_<N>.Andrew Cagney1-4/+9
1997-10-27Add 128 bit transfers to sim core.Andrew Cagney1-1/+6
1997-10-14Handle core regions which start at a poorly aligned address.Andrew Cagney1-2/+2
1997-09-04o Add modulo argument to sim_core_attachAndrew Cagney1-30/+100
1997-05-23Preliminary suport for xor-endian suport in core module.Andrew Cagney1-27/+36
1997-05-05Start of implementation of a distributed (between processors)Andrew Cagney1-24/+69
1997-05-01 * Makefile.in (sim-options_h): Define.David Edelsohn1-0/+169