aboutsummaryrefslogtreecommitdiff
path: root/sim/bfin/ChangeLog
AgeCommit message (Expand)AuthorFilesLines
2015-12-27sim: unify sim-hloadMike Frysinger1-0/+4
2015-12-26sim: punt WITH_DEVICES & tconfig.h supportMike Frysinger1-0/+4
2015-12-26sim: bfin: push down mmr address/size checksMike Frysinger1-0/+122
2015-12-26sim: bfin: avoid stack error under asanMike Frysinger1-0/+4
2015-12-26sim: standardize sim_create_inferior handling of argv a bit moreMike Frysinger1-0/+4
2015-12-25sim: sim-model: build for everyoneMike Frysinger1-0/+5
2015-12-25sim: move MACH/MODEL types into SIM_xxx namespaceMike Frysinger1-0/+5
2015-12-25sim: device_error: puntMike Frysinger1-0/+4
2015-12-24sim: make LMA loading the default for all targetsMike Frysinger1-0/+4
2015-11-17sim: always enable modulo memoryMike Frysinger1-0/+4
2015-11-16sim: sim-stop/sim-reason/sim-reg: move to common obj listMike Frysinger1-0/+5
2015-11-15sim: sim-close: unify sim_close logicMike Frysinger1-0/+4
2015-10-11sim: bfin: handle negative left saturated shifts as ashifts [BZ #18407]Mike Frysinger1-0/+6
2015-06-24sim: trace: add a basic cpu register classMike Frysinger1-0/+5
2015-06-23sim: use AS_HELP_STRING everywhereMike Frysinger1-0/+4
2015-06-17sim: syscall: unify memory helpersMike Frysinger1-0/+7
2015-06-17sim: callback: add human readable strings for debugging to mapsMike Frysinger1-0/+7
2015-06-12sim: bfin: expand CB_SYS_xxx commentMike Frysinger1-0/+4
2015-06-12sim: update configure.in->configure.ac docsMike Frysinger1-0/+4
2015-06-12sim: drop -DTRACE from configureMike Frysinger1-0/+4
2015-06-12sim: trace: add common macros for logging infoMike Frysinger1-0/+19
2015-04-24Fix typos in sim sources exposed by static analysis.Nick Clifton1-0/+7
2015-04-18sim: unify SIM_CPU definitionMike Frysinger1-0/+4
2015-04-18sim: unify sim_cia definitionMike Frysinger1-0/+4
2015-04-17sim: replace CIA_{GET,SET} with CPU_PC_{GET,SET}Mike Frysinger1-0/+4
2015-04-15sim: unify sim-cpu usageMike Frysinger1-0/+5
2015-04-13sim: fix the PKGVERSION defineMike Frysinger1-0/+4
2015-04-06sim: move sim-engine.o/sim-hrw.o to the common listMike Frysinger1-0/+4
2015-04-02sim: clean up SIM_EXTRA_OBJS referencesMike Frysinger1-0/+4
2015-04-01sim: update zlib handlingMike Frysinger1-0/+4
2015-03-24sim: fix sim-hardware configure optionMike Frysinger1-0/+4
2015-03-23sim: drop support for requiring hw supportMike Frysinger1-0/+4
2015-03-23sim: dv-sockser: move build to common dirMike Frysinger1-0/+6
2015-03-23sim: dv-sockser: add stub funcs when not availableMike Frysinger1-0/+5
2015-03-23sim: bfin/msp430: drop run-sim.h includeMike Frysinger1-0/+4
2015-03-16sim: rename tconfig.in to tconfig.hMike Frysinger1-0/+6
2015-03-15sim: dv-sockser: push module init prototype downMike Frysinger1-0/+5
2015-03-14sim: bfin: fix signed warningMike Frysinger1-0/+4
2015-03-14sim: make nrun the default run programMike Frysinger1-0/+4
2015-03-10sim: bfin: fix up linux-fixed-code.h generation more [PR sim/13160]Mike Frysinger1-0/+6
2015-03-09sim: bfin: fix bug referenceMike Frysinger1-1/+1
2015-03-09sim: bfin: fix up linux-fixed-code.h generation [PR sim/10143]Mike Frysinger1-0/+7
2014-08-19Fix --diable-shared --enable-plugins build breakageAlan Modra1-0/+4
2014-08-15Regenerate sim configury.Roland McGrath1-0/+5
2014-03-04sim: convert old style prototypesMike Frysinger1-0/+4
2013-09-23Regenerate sim configure files to pick up support for powerpc64le inAlan Modra1-0/+4
2013-06-24sim: bfin: note missing parallel handling of SEARCHMike Frysinger1-0/+5
2013-06-24sim: bfin: handle invalid HLs encoding in dsp shift insnsMike Frysinger1-0/+7
2013-06-19sim: bfin: stricter insn decodingMike Frysinger1-0/+5
2013-06-17sim: bfin: add flush/HWERR todoMike Frysinger1-0/+4
generated by cgit v1.1 at 2024-11-04 15:05:03 +0000