aboutsummaryrefslogtreecommitdiff
path: root/opcodes
AgeCommit message (Expand)AuthorFilesLines
2021-01-30GNU Binutils 2.35.2 Releasebinutils-2_35_2Nick Clifton3-42/+53
2021-01-28POWER10: Add Return-Oriented Programming instructionsPeter Bergner2-1/+53
2021-01-27Segmentation fault i386-genAlan Modra2-0/+7
2020-10-07x86: Update register operand check for AddrPrefixOpRegH.J. Lu2-1/+6
2020-10-07Revert "x86: Don't display eiz with no scale"Jan Beulich2-1/+5
2020-09-24Correct vcmpsq, vcmpuq and xvtlsbb BF fieldAlan Modra2-3/+7
2020-09-24Implement missing powerpc mtspr and mfspr extended insnsAlan Modra2-6/+160
2020-09-24Implement missing powerpc extended mnemonicsAlan Modra2-7/+15
2020-09-24Prioritise mtfprd and mtvrd over mtvsrd in PowerPC disassemblyAlan Modra2-2/+9
2020-09-192.35.1 point releasebinutils-2_35_1Nick Clifton3-16/+23
2020-08-26opcodes: Add missing entries to ebpf_isa_attrJose E. Marchesi2-1/+5
2020-08-26bpf: add xBPF ISAJose E. Marchesi6-283/+330
2020-08-18PowerPC: Rename xvcvbf16sp to xvcvbf16spnPeter Bergner2-1/+9
2020-08-12Remove spurious text in changelog entryNick Clifton2-244/+318
2020-08-04x86: Add {disp16} pseudo prefixH.J. Lu4-20/+61
2020-07-24Set version to 2.35.0 and enable developmentNick Clifton2-10/+14
2020-07-242.35 Releasebinutils-2_35Nick Clifton3-11/+17
2020-07-24Updated German translation for the opcodes sub-directoryNick Clifton2-245/+319
2020-07-15x86: Don't display eiz with no scaleH.J. Lu2-1/+7
2020-07-15x86-64: Zero-extend lower 32 bits displacement to 64 bitsH.J. Lu2-2/+13
2020-07-06Updated translations for various binutils sub-directoriesNick Clifton3-603/+634
2020-07-04Set version to 2.34.90 and regenerate filesNick Clifton3-122/+127
2020-07-04Add markers for binutils 2.35 branchNick Clifton1-0/+4
2020-07-02x86: Add SwapSourcesH.J. Lu5-3987/+4001
2020-06-30RISC-V: Support debug and float CSR as the unprivileged ones.Nelson Chu2-3/+11
2020-06-29C++ commentsAlan Modra8-10/+19
2020-06-26i386-opc.tbl: Add a blank lineH.J. Lu2-0/+5
2020-06-26x86: Correct VexSIB128 to VecSIB128H.J. Lu2-29/+29
2020-06-26x86: Rename VecSIB to SIB for Intel AMXH.J. Lu4-85/+106
2020-06-26x86: make I disassembler macro available for new useJan Beulich2-13/+17
2020-06-26x86: fix processing of -M disassembler optionJan Beulich2-3/+8
2020-06-25x86: make J disassembler macro available for new useJan Beulich2-12/+13
2020-06-25x86: drop left-over 4-way alternative disassembler templatesJan Beulich2-2/+6
2020-06-25x86: fix SYSRET disassembly, improve {,V}CVTSI2S{S,D} and PTWRITEJan Beulich2-6/+14
2020-06-22RISC-V: Report warning when linking the objects with different priv specs.Nelson Chu3-50/+6
2020-06-18x86: also test alternative VMGEXIT encodingJan Beulich2-0/+6
2020-06-17x86: Delete incorrect vmgexit entry in prefix_tableCui,Lili2-2/+4
2020-06-14x86: Correct xsusldtrk mnemonicH.J. Lu4-3/+10
2020-06-12RISC-V: Drop the privileged spec v1.9 support.Nelson Chu2-1/+4
2020-06-11[PATCH]: aarch64: Refactor representation of system registersAlex Coplan2-623/+471
2020-06-09i386-dis.c: Fix a typo in commentsH.J. Lu2-1/+5
2020-06-09x86: consistently print prefixes explicitly which are invalid with VEX etcJan Beulich2-13/+11
2020-06-09x86: fix {,V}MOV{L,H}PD disassemblyJan Beulich2-23/+48
2020-06-09x86: utilize X macro in EVEX decodingJan Beulich6-411/+127
2020-06-09x86: correct decoding of packed-FP-only AVX encodingsJan Beulich2-31/+39
2020-06-09x86: correct mis-named MOD_0F51 enumeratorJan Beulich2-3/+8
2020-06-08[PATCH] arm: Add DFB instruction for ARMv8-RAlex Coplan2-0/+13
2020-06-08x86: restrict use of register aliasesJan Beulich2-1/+5
2020-06-06Power10 tidiesAlan Modra2-0/+9
2020-06-05bpf stack smashing detectedAlan Modra2-5/+11
generated by cgit v1.1 at 2024-10-20 02:35:47 +0000