aboutsummaryrefslogtreecommitdiff
path: root/opcodes/i386-dis.c
AgeCommit message (Expand)AuthorFilesLines
2020-01-01Update year range in copyright notice of binutils filesAlan Modra1-1/+1
2019-12-27x86-64: fix Intel64 handling of branch with data16 prefixJan Beulich1-3/+7
2019-12-04x86/Intel: extend MOVDIRI testingJan Beulich1-1/+1
2019-11-07x86: support further AMD Zen2 instructionsJan Beulich1-0/+2
2019-11-07x86: adjust register names printed for MONITOR/MWAITJan Beulich1-16/+12
2019-11-05x86: fold OP_Mwaitx() into OP_Mwait()Jan Beulich1-24/+5
2019-11-05x86: split MONITORX/MWAITX entriesJan Beulich1-2/+14
2019-11-05x86: consolidate disassembler enum naming a littleJan Beulich1-75/+75
2019-07-01x86: remove ModRM.mod decoding layer from AVX512F VMOVS{S,D}Jan Beulich1-13/+4
2019-07-01x86: drop a few dead macrosJan Beulich1-5/+0
2019-06-27i386: Check vector length for scatter/gather prefetch instructionsH.J. Lu1-0/+12
2019-06-27x86: fold AVX scalar to/from int conversion insnsJan Beulich1-48/+6
2019-06-27x86: allow VEX et al encodings in 16-bit (protected) modeJan Beulich1-33/+30
2019-06-25x86: drop dqa_modeJan Beulich1-10/+0
2019-06-25x86: simplify OP_I64()Jan Beulich1-40/+3
2019-06-25x86: fix (dis)assembly of certain SSE2 insns in 16-bit modeJan Beulich1-7/+7
2019-06-21i386: Break i386-dis-evex.h into small filesH.J. Lu1-19/+9
2019-06-19i386: Check vector length for EVEX broadcast instructionsH.J. Lu1-0/+10
2019-06-17i386: Check vector length for vshufXXX/vinsertXXX/vextractXXXH.J. Lu1-1/+13
2019-06-05i386: Check vector length for EVEX vextractfXX and vinsertfXXH.J. Lu1-1/+9
2019-06-04i386: Check for reserved VEX.vvvv and EVEX.vvvvH.J. Lu1-10/+14
2019-06-04Enable Intel AVX512_VP2INTERSECT insnH.J. Lu1-0/+2
2019-06-04Add support for Intel ENQCMD[S] instructionsH.J. Lu1-1/+12
2019-04-05x86: Support Intel AVX512 BF16Xuepeng Guo1-0/+3
2019-01-01Update year range in copyright notice of binutils filesAlan Modra1-1/+1
2018-11-06x86: correctly handle VMOVD with EVEX.W set outside of 64-bit modeJan Beulich1-2/+0
2018-11-06x86: correctly handle KMOVD with VEX.W set outside of 64-bit modeJan Beulich1-32/+8
2018-11-06x86: adjust {,E}VEX.W handling for PEXTR* / PINSR*Jan Beulich1-32/+12
2018-10-05x86: Add Intel ENCLV to assembler and disassemblerH.J. Lu1-1/+1
2018-09-17x86: Set EVex=2 on EVEX.128 only vmovd and vmovqH.J. Lu1-1/+40
2018-09-17x86: Set Vex=1 on VEX.128 only vmovd and vmovqH.J. Lu1-2/+0
2018-09-17x86: Update disassembler for VexWIGH.J. Lu1-1563/+232
2018-09-15x86: Set Vex=1 on VEX.128 only vmovqH.J. Lu1-2/+0
2018-09-14x86: Handle unsupported static rounding in vcvt[u]si2sd in 32-bit modeH.J. Lu1-0/+11
2018-09-14x86: Properly decode EVEX.W in vcvt[u]si2s[sd] in 32-bit modeH.J. Lu1-0/+8
2018-09-14i386: Reformat OP_E_memoryH.J. Lu1-2/+2
2018-09-13x86-64: bndmk, bndldx, and bndstx don't allow RIP-relative addressingJan Beulich1-3/+14
2018-08-14x86-64: Display eiz for address with the addr32 prefixH.J. Lu1-7/+23
2018-05-07Enable Intel MOVDIRI, MOVDIR64B instructionsH.J. Lu1-2/+46
2018-04-27Revert "Enable Intel MOVDIRI, MOVDIR64B instructions."Igor Tsimbalist1-50/+4
2018-04-26Enable Intel MOVDIRI, MOVDIR64B instructions.Igor Tsimbalist1-4/+50
2018-04-17Enable Intel CLDEMOTE instruction.Igor Tsimbalist1-1/+28
2018-04-15x86: Allow 32-bit registers for tpause and umwaitH.J. Lu1-2/+2
2018-04-11Enable Intel WAITPKG instructions.Igor Tsimbalist1-4/+31
2018-04-04i386: Clear vex instead of vex.evexH.J. Lu1-6/+1
2018-03-28x86: don't show suffixes for to-scalar-int conversion insnsJan Beulich1-24/+14
2018-03-22x86: fix swapped operand handling for BNDMOVJan Beulich1-3/+11
2018-03-08x86/Intel: correct disassembly of fsub*/fdiv*Jan Beulich1-8/+8
2018-01-23Enable Intel PCONFIG instruction.Igor Tsimbalist1-0/+1
2018-01-23Enable Intel WBNOINVD instruction.Igor Tsimbalist1-1/+8
generated by cgit v1.1 at 2024-11-24 17:41:47 +0000