aboutsummaryrefslogtreecommitdiff
path: root/opcodes/disassemble.c
AgeCommit message (Expand)AuthorFilesLines
2022-04-04opcodes/i386: partially implement disassembler style supportAndrew Burgess1-1/+6
2022-04-04opcodes/riscv: implement style support in the disassemblerAndrew Burgess1-0/+1
2022-04-04objdump/opcodes: add syntax highlighting to disassembler outputAndrew Burgess1-0/+13
2022-03-31x86: Remove bfd_arch_l1om and bfd_arch_k1omH.J. Lu1-2/+0
2022-01-02Update year range in copyright notice of binutils filesAlan Modra1-1/+1
2021-11-12Don't compile some opcodes files when bfd is 32-bit onlyAlan Modra1-10/+12
2021-10-24LoongArch opcodes supportliuzhensong1-0/+9
2021-03-31Use bool in opcodesAlan Modra1-6/+6
2021-01-01Update year range in copyright notice of binutils filesAlan Modra1-1/+1
2020-12-10RISC-V: Dump CSR according to the elf privileged spec attributes.Nelson Chu1-1/+1
2020-08-26opcodes: Add missing entries to ebpf_isa_attrJose E. Marchesi1-1/+1
2020-08-26bpf: add xBPF ISADavid Faust1-3/+11
2020-06-04cpu,gas,opcodes: remove no longer needed workaround from the BPF portJose E. Marchesi1-0/+1
2020-03-26Re: H8300 use of uninitialised valueAlan Modra1-1/+9
2020-01-01Update year range in copyright notice of binutils filesAlan Modra1-1/+1
2019-12-17Remove tic80 supportAlan Modra1-6/+0
2019-12-10PR24960, Memory leak from disassemblerAlan Modra1-0/+59
2019-12-10Use disassemble_info.private_data in place of insn_setsAlan Modra1-12/+12
2019-05-23opcodes: add support for eBPFJose E. Marchesi1-0/+35
2019-01-01Update year range in copyright notice of binutils filesAlan Modra1-1/+1
2018-12-06opcodes/riscv: Hide '.L0 ' fake symbolsAndrew Burgess1-0/+5
2018-09-20Andes Technology has good news for you, we plan to update the nds32 port of b...Nick Clifton1-0/+5
2018-09-08S12Z: Make disassebler work for --enable-targets=all config.John Darrington1-0/+1
2018-07-30Add support for the C_SKY series of processors.Andrew Jenner1-0/+14
2018-05-18Add support for the Freescale s12z processor.John Darrington1-0/+5
2018-04-30This patch adds support to objdump for disassembly of NFP (Netronome Flow Pro...Francois H. Theron1-0/+9
2018-04-16Remove sh5 and sh64 supportAlan Modra1-1/+0
2018-04-16Remove w65 supportAlan Modra1-6/+0
2018-04-16Remove m88k supportAlan Modra1-6/+0
2018-04-16Remove i370 supportAlan Modra1-6/+0
2018-04-16Remove h8500 supportAlan Modra1-6/+0
2018-04-11Remove i860, i960, bout and aout-adobe targetsAlan Modra1-12/+0
2018-03-07XCOFF disassemblerAlan Modra1-8/+5
2018-02-22RISC-V: Make disassebler work for --enable-targets=all config.Jim Wilson1-0/+1
2018-01-03Update year range in copyright notice of binutils filesAlan Modra1-1/+1
2017-12-15Fix disassembly for PowerPCDimitar Dimitrov1-3/+3
2017-12-13This patch enables disassembler_needs_relocs for PRU. It is needed to print c...Dimitar Dimitrov1-0/+5
2017-08-07Mark big and mach with ATTRIBUTE_UNUSEDH.J. Lu1-1/+3
2017-08-07GDB/opcodes: Remove arch/mach/endian disassembler assertionsMaciej W. Rozycki1-12/+1
2017-05-24Move print_insn_XXX to an opcodes internal headerYao Qi1-1/+1
2017-05-24Refactor disassembler selectionYao Qi1-15/+26
2017-04-06Add support for disassembling WebAssembly opcodes.Pip Cet1-0/+14
2017-02-28GDB: Add support for the new set/show disassembler-options commands.Peter Bergner1-0/+70
2017-01-02Update year range in copyright notice of all files.Alan Modra1-1/+1
2016-12-31Fix riscv breakageAlan Modra1-0/+1
2016-12-31PRU Opcode PortDimitar Dimitrov1-1/+6
2016-11-01Add support for RISC-V architecture.Nick Clifton1-0/+8
2016-07-20Add support to the ARC disassembler for selecting instruction classes.Claudiu Zissulescu1-0/+3
2016-04-20update many old style function definitionsTrevor Saunders1-4/+2
2016-01-01Copyright update for binutilsAlan Modra1-1/+1
generated by cgit v1.1 at 2024-11-25 23:05:00 +0000