aboutsummaryrefslogtreecommitdiff
path: root/opcodes/aarch64-dis-2.c
AgeCommit message (Expand)AuthorFilesLines
2024-03-18Arm64: check matching operands for predicated B16B16 insnsJan Beulich1-10/+10
2024-01-15aarch64: rcpc3: Regenerate aarch64-*-2.c filesVictor Do Nascimento1-2688/+2783
2024-01-15Add generated source files and fix thinko in aarch64-asm.cNick Clifton1-503/+966
2024-01-09aarch64: ADD FEAT_THE RCWCAS instructions.Srinath Parvathaneni1-139/+843
2024-01-09aarch64: Regenerate aarch64-*-2.c filesVictor Do Nascimento1-2152/+2190
2024-01-04Update year range in copyright notice of binutils filesAlan Modra1-1/+1
2023-12-19aarch64: Add FEAT_ITE supportAndrea Corallo1-1/+2
2023-12-19aarch64: Add FEAT_ECBHB supportAndrea Corallo1-1/+2
2023-12-19aarch64: Add FEAT_SPECRES2 supportAndrea Corallo1-1978/+1979
2023-11-07aarch64: Add LSE128 instructionsVictor Do Nascimento1-2155/+2289
2023-11-02aarch64: Add support for GCSB DSYNC instruction.Srinath Parvathaneni1-2057/+2059
2023-11-02aarch64: Add support for GCS extension.srinath1-2254/+2286
2023-03-30aarch64: Add the RPRFM instructionRichard Sandiford1-817/+820
2023-03-30aarch64: Add the SVE FCLAMP instructionRichard Sandiford1-759/+770
2023-03-30aarch64: Add new SVE shift instructionsRichard Sandiford1-873/+906
2023-03-30aarch64: Add new SVE saturating conversion instructionsRichard Sandiford1-752/+785
2023-03-30aarch64: Add new SVE dot-product instructionsRichard Sandiford1-803/+870
2023-03-30aarch64: Add the SVE BFMLSL instructionsRichard Sandiford1-742/+786
2023-03-30aarch64: Add the SME2 UZP and ZIP instructionsRichard Sandiford1-338/+426
2023-03-30aarch64: Add the SME2 UNPK instructionsRichard Sandiford1-709/+753
2023-03-30aarch64: Add the SME2 shift instructionsRichard Sandiford1-495/+597
2023-03-30aarch64: Add the SME2 saturating conversion instructionsRichard Sandiford1-468/+567
2023-03-30aarch64: Add the SME2 FP<->FP conversion instructionsRichard Sandiford1-948/+992
2023-03-30aarch64: Add the SME2 FP<->int conversion instructionsRichard Sandiford1-749/+925
2023-03-30aarch64: Add the SME2 CLAMP instructionsRichard Sandiford1-820/+886
2023-03-30aarch64: Add the SME2 MOPA and MOPS instructionsRichard Sandiford1-717/+783
2023-03-30aarch64: Add the SME2 vertical dot-product instructionsRichard Sandiford1-669/+779
2023-03-30aarch64: Add the SME2 dot-product instructionsRichard Sandiford1-753/+1303
2023-03-30aarch64: Add the SME2 MLALL and MLSLL instructionsRichard Sandiford1-836/+1468
2023-03-30aarch64: Add the SME2 MLAL and MLSL instructionsRichard Sandiford1-646/+1354
2023-03-30aarch64: Add the SME2 FMLA and FMLS instructionsRichard Sandiford1-521/+699
2023-03-30aarch64: Add the SME2 maximum/minimum instructionsRichard Sandiford1-439/+923
2023-03-30aarch64: Add the SME2 ADD and SUB instructionsRichard Sandiford1-445/+644
2023-03-30aarch64: Add the SME2 ZT0 instructionsRichard Sandiford1-386/+516
2023-03-30aarch64: Add the SME2 predicate-related instructionsRichard Sandiford1-789/+1042
2023-03-30aarch64: Add the SME2 multivector LD1 and ST1 instructionsRichard Sandiford1-419/+1831
2023-03-30aarch64: Add the SME2 MOVA instructionsRichard Sandiford1-294/+408
2023-03-30aarch64: Add support for predicate-as-counter registersRichard Sandiford1-1474/+1487
2023-01-01Update year range in copyright notice of binutils filesAlan Modra1-1/+1
2022-11-14aarch64: Add support for Common Short Sequence Compression extensionAndre Vieira1-47/+130
2022-10-05Arm64: support CLEARBHB aliasJan Beulich1-1463/+1464
2022-01-06aarch64: Add support for new SME instructionsRichard Sandiford1-302/+335
2022-01-02Update year range in copyright notice of binutils filesAlan Modra1-1/+1
2021-12-02aarch64: Add BC instructionRichard Sandiford1-47/+58
2021-12-02aarch64: Add support for +mopsRichard Sandiford1-31/+1355
2021-11-17aarch64: [SME] SVE2 instructions added to support SMEPrzemyslaw Wirkus1-189/+235
2021-11-17aarch64: [SME] Add SME mode selection and state access instructionsPrzemyslaw Wirkus1-1350/+1356
2021-11-17aarch64: [SME] Add LD1x, ST1x, LDR and STR instructionsPrzemyslaw Wirkus1-185/+343
2021-11-17aarch64: [SME] Add ZERO instructionPrzemyslaw Wirkus1-139/+151
2021-11-17aarch64: [SME] Add MOV and MOVA instructionsPrzemyslaw Wirkus1-171/+200
generated by cgit v1.1 at 2024-12-18 08:11:21 +0000