aboutsummaryrefslogtreecommitdiff
path: root/opcodes/ChangeLog
AgeCommit message (Expand)AuthorFilesLines
2016-03-03Regenerate or1k opcodes fileAlan Modra1-0/+1
2016-03-02Regenerate rl78 opcodes fileAlan Modra1-0/+1
2016-03-02Fix shift left warning at sourceAlan Modra1-0/+4
2016-03-01Fix typo in print_insn_rl78_common function.Nick Clifton1-0/+5
2016-02-24[OPCODES][ARM][1/3]Add armv8.2 fp16 instruction dissembler support.Renlin Li1-0/+5
2016-02-24[OPCODES][ARM]Fix mask for a few coprocessor opcodes.Renlin Li1-0/+5
2016-02-24[OPCODE][ARM]Correct disassembler for cdp/cdp2, mcr/mcr2, mrc/mrc2, ldc/ldc2,...Renlin Li1-0/+5
2016-02-15Add parentheses to prevent truncated addressesH.J. Lu1-0/+6
2016-02-10Add support for ARC instruction relaxation in the assembler.Claudiu Zissulescu1-0/+6
2016-02-04Fix the encoding of the MSP430's RRUX instruction.Nick Clifton1-0/+7
2016-02-02opcodes/cgen: Rework calculation of shift when inserting fieldsAndrew Burgess1-0/+17
2016-02-02epiphany/disassembler: Improve alignment of output.Andrew Burgess1-0/+4
2016-02-01Fix undefined compilation behaviour shifting a value into the sign bit of a s...Michael McConville1-0/+5
2016-01-25[PATCH[ARM]Check mapping symbol while backward searching for IT block.Renlin Li1-0/+5
2016-01-20[AArch64] Reject invalid immediate operands to MSR UAOMatthew Wahab1-0/+5
2016-01-18MIPS: Remove remnants of 48-bit microMIPS instruction supportMaciej W. Rozycki1-0/+5
2016-01-17Regen configureAlan Modra1-0/+4
2016-01-14Fix display of RL78 MOVW instructions that use the stack pointer.Nick Clifton1-0/+8
2016-01-14[AArch64] Fix missing architecture checks for ARMv8.2 system registers.Matthew Wahab1-0/+6
2016-01-12[ARM] Support ARMv8.2 RAS extension.Matthew Wahab1-0/+5
2016-01-11Delete opcodes that have been removed from ISA 3.0.Peter Bergner1-0/+8
2016-01-08m68k: fix constraints of move.[bw] for ISA_B/CAndreas Schwab1-0/+6
2016-01-01Copyright update for binutilsAlan Modra1-0/+4
2016-01-01New 2016 binutils ChangeLog filesAlan Modra1-0/+14
2016-01-01binutils ChangeLog rotationAlan Modra1-1185/+0
2015-12-31opcodes/arc: Support dmb instruction with no operandsAndrew Burgess1-0/+5
2015-12-30Fix assorted ChangeLog errorsAlan Modra1-9/+8
2015-12-24Add assembler support for ARMv8-M BaselineThomas Preud'homme1-0/+6
2015-12-24Add assembler support for ARMv8-M MainlineThomas Preud'homme1-0/+7
2015-12-22RXv2 support updateYoshinori Sato1-0/+9
2015-12-15Add support for RX V2 Instruction SetYoshinori Sato1-0/+6
2015-12-14[AArch64][PATCH 14/14] Support FP16 Adv.SIMD Scalar Shift By Immediate instru...Matthew Wahab1-0/+9
2015-12-14[AArch64][PATCH 13/14] Support FP16 Adv.SIMD Shift By Immediate instructions.Matthew Wahab1-0/+9
2015-12-14[AArch64][PATCH 12/14] Support FP16 Adv.SIMD Scalar Pairwise instructions.Matthew Wahab1-0/+9
2015-12-14[AArch64][PATCH 11/14] Add support for the 2H vector type.Matthew Wahab1-0/+6
2015-12-14[AArch64][PATCH 9/14] Support FP16 Adv.SIMD Modified Immediate instructions.Matthew Wahab1-0/+9
2015-12-14[AArch64][PATCH 8/14] Support FP16 Adv.SIMD Across Lanes instructions.Matthew Wahab1-0/+9
2015-12-14[AArch64][PATCH 7/14] Support FP16 Scalar Indexed Element instructions.Matthew Wahab1-0/+8
2015-12-14[AArch64][PATCH 6/14] Support FP16 Vector Indexed Element instructions.Matthew Wahab1-0/+9
2015-12-14[AArch64][PATCH 5/14] Support FP16 Scalar Two Register Misc. instructions.Matthew Wahab1-0/+12
2015-12-14[AArch64][PATCH 4/14] Support FP16 Vector Two Register Misc. instructions.Matthew Wahab1-0/+12
2015-12-14[AArch64][PATCH 3/14] Support ARMv8.2 FP16 Scalar Three Same instructions.Matthew Wahab1-0/+9
2015-12-14[AArch64][PATCH 2/14] Support ARMv8.2 FP16 Vector Three Same instructions.Matthew Wahab1-0/+11
2015-12-14[AArch64][PATCH 1/14] Support ARMv8.2 FP16 Adv.SIMD instructions.Matthew Wahab1-0/+5
2015-12-14[AArch64] Fix errors rebasing the ARMv8.2 AT and system registers patchMatthew Wahab1-0/+8
2015-12-12Enable 2 operand form of powerpc mfcr with -manyAlan Modra1-0/+6
2015-12-11[AArch64][Patch 4/5] Support HINT aliases taking operands.Matthew Wahab1-0/+10
2015-12-11[AArch64][Patch 3/5] Adjust maximum number of instruction aliases.Matthew Wahab1-0/+4
2015-12-11[AArch64][Patch 2/5] Add Statistical Profiling Extension system registers.Matthew Wahab1-0/+9
2015-12-10[Aarch64] Support ARMv8.2 AT instructionsMatthew Wahab1-0/+6
generated by cgit v1.1 at 2024-10-15 13:48:05 +0000