aboutsummaryrefslogtreecommitdiff
path: root/opcodes/ChangeLog
AgeCommit message (Expand)AuthorFilesLines
2019-11-22Arm: Change CRC from fpu feature to archititectural extensionMihail Ionescu1-0/+6
2019-11-14x86: drop redundant SYSCALL/SYSRET templatesJan Beulich1-0/+5
2019-11-14x86: fold individual Jump* attributes into a single Jump oneJan Beulich1-0/+13
2019-11-14x86: make JumpAbsolute an insn attributeJan Beulich1-0/+12
2019-11-14x86: make AnySize an insn attributeJan Beulich1-0/+14
2019-11-12RISC-V: Support the INSN_CLASS.*F.* classes for .insn directive.Jim Wilson1-0/+6
2019-11-12[binutils][arm] Update the decoding of MVE VMOV, VMVNMihail Ionescu1-0/+7
2019-11-12x86: fold EsSeg into IsStringJan Beulich1-0/+17
2019-11-12x86: eliminate ImmExt abuseJan Beulich1-0/+14
2019-11-12x86: introduce operand type "instance"Jan Beulich1-0/+21
2019-11-11Arm64: SVE2's smaxp/sminp require operands 1 and 3 to be the same registerJan Beulich1-0/+5
2019-11-11Arm64: fix build with old glibcJan Beulich1-0/+5
2019-11-08i386: Only check suffix in instruction mnemonicH.J. Lu1-0/+6
2019-11-08x86: convert RegMask and RegBND from bitfield to enumeratorJan Beulich1-0/+15
2019-11-08x86: convert RegSIMD and RegMMX from bitfield to enumeratorJan Beulich1-0/+16
2019-11-08x86: convert Control/Debug/Test from bitfield to enumeratorJan Beulich1-0/+16
2019-11-08x86: convert SReg from bitfield to enumeratorJan Beulich1-0/+13
2019-11-08x86: introduce operand type "class"Jan Beulich1-0/+18
2019-11-07[gas][aarch64] Add the v8.6 Data Gathering Hint mnemonic [10/X]Matthew Malcomson1-0/+6
2019-11-07[Patch][binutils][arm] Armv8.6-A Matrix Multiply extension [9/10]Matthew Malcomson1-0/+5
2019-11-07[binutils][aarch64] Matrix Multiply extension enablement [8/X]Matthew Malcomson1-0/+28
2019-11-07[binutils][arm] BFloat16 enablement [4/X]Matthew Malcomson1-0/+12
2019-11-07[Patch][binutils][arm] Create a new generic coprocessor array [3/10]Matthew Malcomson1-0/+12
2019-11-07[binutils][aarch64] Bfloat16 enablement [2/X]Matthew Malcomson1-0/+22
2019-11-07[gas][aarch64] Armv8.6-a option [1/X]Matthew Malcomson1-0/+5
2019-11-07x86: support further AMD Zen2 instructionsJan Beulich1-0/+12
2019-11-07x86: adjust register names printed for MONITOR/MWAITJan Beulich1-0/+8
2019-11-07x86/Intel: drop IgnoreSize from operand-less MOVSD/CMPSD againJan Beulich1-0/+7
2019-11-05x86: fold OP_Mwaitx() into OP_Mwait()Jan Beulich1-0/+6
2019-11-05x86: split MONITORX/MWAITX entriesJan Beulich1-0/+7
2019-11-05x86: consolidate disassembler enum naming a littleJan Beulich1-0/+55
2019-11-04Fix potential array overruns when disassembling corrupt v850 binaries.Nick Clifton1-0/+14
2019-10-30Modify the ARNM assembler to accept the omission of the immediate argument fo...Delia Burduv1-0/+7
2019-10-30x86: re-do "shorthand" handlingJan Beulich1-0/+12
2019-10-30x86: slightly rearrange struct insn_templateJan Beulich1-0/+8
2019-10-30x86: drop stray WJan Beulich1-0/+9
2019-10-29Fix array overrun when disassembling corrupt TIC30 binaries.Nick Clifton1-0/+4
2019-10-29Fix a potential illegal array access in the D30V disassembler.Nick Clifton1-0/+5
2019-10-29Prevent a left shift by a negative value when disassembling IA64 binaries.Nick Clifton1-0/+5
2019-10-29Fix array overruns in the S12Z disassembler.Nick Clifton1-0/+7
2019-10-28Fix potentially illegal shift and assign operation in CSKY disassembler.Nick Clifton1-0/+5
2019-10-28Fix buffer overrun in TIC30 disassembler.Nick Clifton1-0/+10
2019-10-28Stop potential illegal memory access in the NS32K disassembler.Nick Clifton1-0/+8
2019-10-28Prevent an illegal memory access in the xgate disassembler.Nick Clifton1-0/+5
2019-10-25Fix potential undefined behaviour in the RX disassembler.Nick Clifton1-0/+5
2019-10-23Fix typo in RX disassembler error messages.Nick Clifton1-0/+9
2019-10-22Prevent more potential illegal memory accesses in the RX disassembler.Nick Clifton1-0/+7
2019-10-16Fix potential illegal memory access when disassembling corrupt RX binaries.Nick Clifton1-0/+10
2019-10-09Fix the disassembly of the LDS and STS instructions of the AVR architecture.Nick Clifton1-0/+6
2019-10-07x86/Intel: correct MOVSD and CMPSD handlingJan Beulich1-0/+6
generated by cgit v1.1 at 2024-11-21 20:34:01 +0000