aboutsummaryrefslogtreecommitdiff
path: root/include/ChangeLog
AgeCommit message (Expand)AuthorFilesLines
2020-06-24Sync config, include and libiberty with GCCH.J. Lu1-0/+14
2020-06-22aarch64: Normalize and sort feature bit macrosAlex Coplan1-0/+50
2020-06-22Recognize some new Mach-O load commandsSaagar Jha1-0/+5
2020-06-22RISC-V: Report warning when linking the objects with different priv specs.Nelson Chu1-0/+6
2020-06-15xtensa: allow runtime ABI selectionMax Filippov1-0/+4
2020-06-15gold, ld: Implement -z start-stop-visibility=... option.Roland McGrath1-0/+4
2020-06-12RISC-V: Drop the privileged spec v1.9 support.Nelson Chu1-0/+8
2020-06-11[PATCH]: aarch64: Refactor representation of system registersAlex Coplan1-0/+5
2020-06-11asan: readelf: process_mips_specific buffer overflowAlan Modra1-0/+5
2020-06-06Rename PowerPC64 pcrel GOT TLS relocationsAlan Modra1-0/+8
2020-06-04opcodes: discriminate endianness and insn-endianness in CGEN portsJose E. Marchesi1-0/+5
2020-06-04opcodes: support insn endianness in cgen_cpu_openJose E. Marchesi1-0/+5
2020-06-03RISC-V: Fix the error when building RISC-V linux native gdbserver.Nelson Chu1-0/+6
2020-05-28PR26044, Some targets can't be compiled with GCC 10 (tilepro)Alan Modra1-0/+6
2020-05-27ld: Add --warn-textrel and obsolete --warn-shared-textrelH.J. Lu1-0/+8
2020-05-25ELF: Updated comments for ET_EXEC and ET_DYNH.J. Lu1-0/+4
2020-05-20[PATCH v2 0/9] RISC-V: Support version controling for ISA standard extensions...Nelson Chu1-0/+20
2020-05-19Fix the ARM assembler to generate a Realtime profile for armv8-r.Alexander Fedotov1-0/+5
2020-05-11Power10 Reduced precision outer product operationsAlan Modra1-0/+5
2020-05-11PowerPC Rename powerxx to power10Alan Modra1-0/+5
2020-04-30AArch64: add GAS support for UDF instructionAlex Coplan1-0/+5
2020-04-23arc: Add support for ARC HS extra registers in core filesAnton Kolesov1-0/+4
2020-04-22xtensa: fix PR ld/25861Max Filippov1-0/+6
2020-04-21Remove SH-5 remnantsAlan Modra1-0/+5
2020-04-15Unify the behaviour of ld.bfd and ld.gold with respect to warning about unres...Fangrui Song1-0/+7
2020-04-14Fixes for the magic number used in PDP11 AOUT binaries.Stephen Casner1-0/+5
2020-04-02coff-go32-exe: support variable-length stubsJan W. Jagersma1-0/+6
2020-04-01include: Sync plugin-api.h with GCCMartin Liska1-0/+6
2020-03-30RISC-V: Update CSR to privileged spec 1.11.Nelson Chu1-0/+4
2020-03-26Support AT_BSDFLAGS on FreeBSD.John Baldwin1-0/+4
2020-03-24include: Sync plugin-api.h with GCCMartin Liska1-0/+5
2020-03-21include: Sync lto-symtab.h and plugin-api.h with GCCMartin Liska1-0/+6
2020-03-19Include: Sync lto-symtab.h and plugin-api.h with GCCMartin Liska1-0/+13
2020-03-14Implement NT_NETBSDCORE_LWPSTATUS (NetBSD-Core)Kamil Rytarowski1-1/+5
2020-03-13Register NT_NETBSDCORE_AUXV (NetBSD-Core)Kamil Rytarowski1-0/+4
2020-03-13Add support for non-contiguous memory regionsChristophe Lyon1-0/+5
2020-03-13Fix several mix up between octets and bytes in ELF program headersChristian Eggers1-0/+9
2020-03-13Fix several mix up between octets and bytes in ELF program headersChristian Eggers1-0/+6
2020-03-10ubsan: som: left shift of 1 by 31 placesAlan Modra1-0/+6
2020-03-03Add missing AT tags to the ELF common header.Luis Machado1-0/+7
2020-02-25Merge upstream GCC changes for include/ and libiberty/ directoriesAndrew Burgess1-0/+8
2020-02-20RISC-V: Support the ISA-dependent CSR checking.Nelson Chu1-0/+5
2020-02-10[binutils][arm] arm support for ARMv8.m Custom Datapath ExtensionMatthew Malcomson1-0/+13
2020-02-07Add support for the GBZ80 and Z80N variants of the Z80 architecture, and add ...Sergey Belyashov1-0/+7
2020-02-04ubsan: d30v: negation of -2147483648Alan Modra1-0/+4
2020-01-30Add some new PE_IMAGE_DEBUG_TYPE valuesJon Turney1-0/+6
2020-01-18Add markers for 2.34 branch to the NEWS files and ChangeLogs.Nick Clifton1-0/+4
2020-01-17Update libiberty sources with changes in the gcc mainline.Nick Clifton1-0/+37
2020-01-16[binutils][arm] PR25376 Change MVE into a CORE_HIGH featureAndre Vieira1-0/+8
2020-01-15MSP430: Fix relocation overflow when using #lo(EXP) macroJozef Lawrynowicz1-0/+5
generated by cgit v1.1 at 2024-11-19 16:20:44 +0000