aboutsummaryrefslogtreecommitdiff
path: root/gas/testsuite
AgeCommit message (Expand)AuthorFilesLines
2017-11-07RISC-V: Fix riscv g++ testsuite EH failures.Jim Wilson3-0/+24
2017-11-07RISC-V: Add satp as an alias for sptbrPalmer Dabbelt3-0/+15
2017-11-07bundle_lock message tidyAlan Modra1-3/+3
2017-11-07readelf ngettext fixesAlan Modra31-132/+132
2017-11-02[ARM] Help wince objdump on coproc testsThomas Preud'homme2-2/+2
2017-11-01FT32B is a new FT32 family member. It has a code compression scheme, which re...James Bowman18-258/+2577
2017-11-01[ARM] Fix Coprocessor instructions availabilityThomas Preud'homme24-34/+289
2017-10-26x86: Check invalid XMM register in AVX512 gathersH.J. Lu12-0/+20
2017-10-26testsuite/gas/all/fill-1.s: Use L2 rather than .L2.Hans-Peter Nilsson1-2/+2
2017-10-25Yet another fill-1 test fixAlan Modra2-2/+3
2017-10-24RISC-V: Fix disassembly of c.addi4spn, c.addi16sp, c.lui when imm=0Andrew Waterman7-0/+16
2017-10-24RISC-V: Only relax to C.LUI when imm != 0 and rd != 0/2Andrew Waterman4-0/+8
2017-10-24i386: Support .code64 directive only with 64-bit bfdH.J. Lu5-4/+40
2017-10-23Enable Intel AVX512_BITALG instructions.Igor Tsimbalist13-0/+1040
2017-10-23Enable Intel AVX512_VNNI instructions.Igor Tsimbalist13-0/+971
2017-10-23Enable Intel VPCLMULQDQ instruction.Igor Tsimbalist31-0/+734
2017-10-23Enable Intel VAES instructions.Igor Tsimbalist31-0/+1345
2017-10-23Enable Intel GFNI instructions.Igor Tsimbalist30-0/+1861
2017-10-23Enable Intel AVX512_VBMI2 instructions.Igor Tsimbalist13-0/+3385
2017-10-22Fix spurious left-over quotes from last edit.Hans-Peter Nilsson1-3/+3
2017-10-20Improve handling of REPT pseudo op with a negative count.Nick Clifton2-0/+4
2017-10-19Fix the AVR assembler so that it will correctly issue warnings about skipped ...Nick Clifton3-0/+21
2017-10-19Fix fill-1 testcaseAndreas Krebbel3-6/+15
2017-10-18RISC-V: Mark unsupported gas testcasesPalmer Dabbelt8-1/+27
2017-10-18Update Cris assembler tests for checks that now pass where they used to fail.Nick Clifton2-6/+3
2017-10-16Fix segfault processing nios2 pseudo-instructions with too few arguments.Sandra Loosemore3-0/+81
2017-10-09S/390: Sync with latest POP - 3 new instructionsAndreas Krebbel3-1/+7
2017-10-09Replace nop in fill-1.s testcase.Andreas Krebbel1-1/+1
2017-10-09Enable .fill forward labelsAndreas Krebbel2-0/+7
2017-10-05Fix the MSP430 assembler so that it detects and reports extraneous text at th...Nick Clifton4-0/+18
2017-10-04Add an assembler test for PR gas/21167H.J. Lu3-0/+15
2017-10-05PR21167, relocation sections not included in groupsAlan Modra6-5/+6
2017-10-01Add new mnemonics for VLE multiple load instructionsAlexander Fedotov3-0/+63
2017-09-27Add support for the new names of the RISC-V fmv.x.s and fmv.s.x instructions,...Nick Clifton3-0/+18
2017-09-22readelf: Handle E_MIPS_MACH_5900Maciej W. Rozycki2-0/+23
2017-09-22PR gas/21762: MIPS: Fix .stabs directive marking labels as MIPS16James Cowgill5-0/+37
2017-09-09x86: Remove restriction on NOTRACK prefix positionH.J. Lu10-188/+228
2017-09-05Missing relocation R_PPC_VLE_ADDR20 and add VLE flag to details in readelfAlexander Fedotov-B556131-2/+2
2017-08-30MIPS/BFD: Correct microMIPS cross-mode BAL to JALX relaxationMaciej W. Rozycki5-0/+106
2017-08-30MIPS/GAS: Also respect `-mignore-branch-isa' with MIPS16 codeMaciej W. Rozycki21-0/+383
2017-08-30MIPS/GAS/testsuite: Deduplicate error lists of branch local testsMaciej W. Rozycki8-20/+4
2017-08-29Improve MSP430 section placement.Jozef Lawrynowicz3-0/+27
2017-08-24[PowerPC VLE] Add SPE2 and EFS2 instructions supportAlexander Fedotov14-0/+2500
2017-08-23Assemble powerpc vle lsp tests with -a32Alan Modra2-2/+2
2017-08-21[PowerPC VLE] Add LSP (Lightweight Signal Processing) instruction supportAlexander Fedotov6-0/+1593
2017-08-15[Patch AArch64] Turn lr, fp, ip0 and ip1 into proper aliasesRamana Radhakrishnan4-0/+28
2017-08-11Also disallow global alias of common symbolH.J. Lu11-0/+38
2017-08-09[ARM] Don't warn on REG_SP when used in CRC32 instructionsJiong Wang7-14/+52
2017-08-02Fix gas and binutils testsuite failures for am33_2.0-linux target.Nick Clifton13-23/+27
2017-08-01x86: Update segment register check in Intel syntaxH.J. Lu5-11/+43
generated by cgit v1.1 at 2024-12-25 21:31:28 +0000