aboutsummaryrefslogtreecommitdiff
path: root/gas/config
AgeCommit message (Expand)AuthorFilesLines
2004-07-16* config/tc-arm.c: Include include/opcode/arm.h.Richard Earnshaw1-73/+2
2004-07-13Add support for & | << >> ~ arithmetic operators in Intel modeNick Clifton1-9/+33
2004-07-11 * config/tc-m68k.c: Convert to C90. Remove redundantAndreas Schwab1-383/+243
2004-07-09Make -meb/-mel options work.Jim Wilson1-3/+8
2004-07-09Rename sh-symbian-elf toolchain to sh-*-symbianelfNick Clifton1-0/+4
2004-07-08 * config/tc-mips.c (mips_fix_adjustable): If the full addend isRichard Sandiford1-5/+24
2004-07-07Add new port: crx-elfNick Clifton2-0/+2574
2004-07-06Add support for sh-symbian-elf targetNick Clifton1-0/+2
2004-07-06(coff_pseudo_table): Only define the weak pseudo for BFD based assemblers.Nick Clifton1-2/+3
2004-07-052004-06-30 Andrew Stubbs <andrew.stubbs@superh.com>Joern Rennecke1-14/+5
2004-07-04Emit error for unaligned instructions.Jim Wilson2-0/+17
2004-07-032004-07-04 Aaron W. LaFramboise <aaron98wiridge9@aaronwl.com>Christopher Faylor2-41/+86
2004-07-03 * config/tc-mips.c (HAVE_IN_PLACE_ADDENDS): New macro.Richard Sandiford1-56/+96
2004-07-02(md_apply_fix3:BFD_RELOC_ARM_IMMEDIATE): Do not allow values which have comeNick Clifton1-1/+14
2004-07-02 * frags.h (struct frag): Add has_code and insn_addr fields.Alan Modra2-2/+13
2004-06-25Add support for M32R GOT relocsNick Clifton2-22/+258
2004-06-20 * config/tc-m68k.c (mri_chip): Replace current_chip, not augment.Andreas Schwab1-2/+2
2004-06-18* config/tc-i386.c: Deal with LEX_QM the same way as with LEX_AT.Nick Clifton1-0/+28
2004-06-18* config/tc-i386.c: Deal with LEX_QM the same way as with LEX_AT.Nick Clifton2-35/+11
2004-06-15 * config/tc-s390.c (s390_insn): Avoid incorrect signed/unsignedMartin Schwidefsky1-3/+3
2004-06-15 * config/obj-coff.c (coff_adjust_section_syms): UseAlan Modra3-10/+13
2004-06-11 * config/tc-hppa.c (log2): Rename to exact_log2.Dave Anglin1-21/+13
2004-06-11 Bug gas/213Dave Anglin1-2/+9
2004-05-28* config/tc-mn10300.h (tc_fix_adjustable): Define.DJ Delorie2-2/+11
2004-05-282004-05-28 H.J. Lu <hongjiu.lu@intel.com>H.J. Lu1-10/+6
2004-05-282004-05-28 Andrew Stubbs <andrew.stubbs@superh.com>Joern Rennecke1-50/+59
2004-05-28Convert mode 5 addressing with zero offset into mode 2 addressing to save aNick Clifton1-0/+13
2004-05-28gas/H.J. Lu1-14/+48
2004-05-27Sort m68k opcodes into alphabetical orderNick Clifton1-32/+66
2004-05-24Reorganise m68k instruction decoding and improve handling of MAC/EMACNick Clifton2-7/+10
2004-05-20 * config/tc-mips.c (append_insn): Use ISA-encoded addresses in MIPS16Richard Sandiford1-2/+7
2004-05-07 * config/tc-mips.c (append_insn, mips_emit_delays): Extend -mfix-vr4120Richard Sandiford1-25/+35
2004-05-07* config/tc-frv.h (MAX_MEM_FOR_RS_ALIGN_CODE): New.Alexandre Oliva1-0/+41
2004-05-06Patch from David Mosberger-Tang.Jim Wilson1-0/+20
2004-05-06Remove duplicate code and provide a function for generating internally consis...Nick Clifton7-75/+13
2004-05-06* configure.in: Set em=linux for frv-*-*linux*.Alexandre Oliva2-3/+27
2004-05-05Add support for 521x,5249,547x,548x.Nick Clifton1-77/+200
2004-05-05 * tc-s390.h (md_do_align, HANDLE_ALIGN): Remove.Jakub Jelinek2-32/+3
2004-05-042004-05-04 H.J. Lu <hongjiu.lu@intel.com>H.J. Lu1-95/+119
2004-05-032004-05-02 H.J. Lu <hongjiu.lu@intel.com>H.J. Lu1-0/+4
2004-05-02bfd/H.J. Lu1-36/+16
2004-04-30gas/H.J. Lu1-17/+55
2004-04-30Fix handling of case sensitive register aliases and add a test for the bugNick Clifton1-4/+4
2004-04-29[ bfd/ChangeLog ]Chris Demetriou2-398/+38
2004-04-28 * som.c (struct som_misc_symbol_info): Add is_comdat, is_common andDave Anglin2-26/+47
2004-04-27binutils/H.J. Lu1-1/+2
2004-04-242004-04-23 Chris Demetriou <cgd@broadcom.com>Chris Demetriou1-0/+1
2004-04-23* config/tc-mips.c (s_mipsset): Set default CPU type for .set mipsN.Thiemo Seufer1-25/+15
2004-04-232004-04-22 Chris Demetriou <cgd@broadcom.com>Chris Demetriou1-26/+13
2004-04-23* config/tc-mips.h (USE_GLOBAL_POINTER_OPT): Remove.Thiemo Seufer2-76/+34
generated by cgit v1.1 at 2024-11-20 18:20:32 +0000