aboutsummaryrefslogtreecommitdiff
path: root/gas/config
AgeCommit message (Expand)AuthorFilesLines
2019-10-30Modify the ARNM assembler to accept the omission of the immediate argument fo...Delia Burduv1-15/+29
2019-10-30x86: drop stray WJan Beulich1-5/+6
2019-10-26Add some missing casts to suppress implicit cast warningsJohn David Anglin1-5/+6
2019-10-16qsort: tc-xtensa.c tidyAlan Modra1-22/+26
2019-10-15remove more xmalloc in bfdAlan Modra1-6/+6
2019-10-08S/390: Add support for z15 as CPU name.Andreas Krebbel1-1/+1
2019-10-07Add support for new functionality in the msp430 backend of GCC.Jozef Lawrynowicz1-4/+142
2019-10-07x86/Intel: correct MOVSD and CMPSD handlingJan Beulich1-2/+2
2019-09-24Arm: Fix out of range conditional branch (PR/24991)Tamar Christina1-7/+16
2019-09-24[ARM]: Modify assembler to accept floating and signless datatypes for MVE ins...Srinath Parvathaneni1-5/+5
2019-09-23ecoff bfd.h tidyAlan Modra2-0/+2
2019-09-23arm bfd.h tidyAlan Modra1-0/+1
2019-09-21tc-i386.c gcc10 warning fixAlan Modra1-2/+2
2019-09-20bfd macro conversion to inline functions, sectionAlan Modra1-1/+1
2019-09-20x86-64: fix handling of PUSH/POP of segment registerJan Beulich1-2/+2
2019-09-19bfd_section_* macrosAlan Modra62-300/+270
2019-09-17RISC-V: Gate opcode tables by enum rather than string.Jim Wilson1-7/+20
2019-09-10[PATCH][ARM][GAS]: Support to MVE VCTP instruction.Srinath Parvathaneni1-0/+41
2019-09-05PowerPC warning on symbol+offset@gotAlan Modra1-3/+3
2019-08-30[PATCH][ARM][GAS]: Assembler support to interpret MVE VMOV instruction correc...Srinath Parvathaneni1-1/+7
2019-08-27Add support for the MVE VMOV instruction to the ARM assembler. This instruct...Srinath Parvathaneni1-2/+4
2019-08-25RISC-V: Improve li expansion for better code density.Kito Cheng1-5/+33
2019-08-22Arm: Add support for missing CPUsDennis Zhang1-0/+9
2019-08-22Implement a float16 directive for assembling 16 bit IEEE 754 floating point n...Barnaby Wilks1-1/+2
2019-08-20Adds support for following CPUs to the ARM and Aarch64 assemblers: Cortex-A77...Dennis Zhang1-0/+22
2019-08-19MIPS/gas: Fix misaligned address errors to disregard ISA mode bitFaraz Shahbazker1-5/+23
2019-08-19MIPS/gas: Retain ISA mode bit for labels with .insn annotationFaraz Shahbazker1-3/+4
2019-08-19Float16: Fix test failures for non ELF targetsBarnaby Wilks1-27/+22
2019-08-12Modify the ARM encoding and decoding of SQRSHRL and UQRSHLL MVE instructions.Srinath Parvathaneni1-2/+41
2019-08-12Add generic and ARM specific support for half-precision IEEE 754 floating poi...Barnaby Wilks3-8/+129
2019-08-12PR24851, gas/testsuite/gas/epiphany/badrelax.s failure with MALLOC_PERTURB_=1Alan Modra1-17/+22
2019-08-05Removes support in the ARM assembler for the unsigned variants of the VQ(R)DM...Barnaby Wilks1-2/+2
2019-07-24Complain about mbind, ifunc, and unique in final_writeAlan Modra1-0/+3
2019-07-23SHF_GNU_MBIND requires ELFOSABI_GNUAlan Modra1-26/+43
2019-07-22This patch addresses the change in the June Armv8.1-M Mainline specification,...Barnaby Wilks1-5/+0
2019-07-19gas: make .lcomm to accept an optional aligmnet in eBPF targetsJose E. Marchesi1-1/+43
2019-07-19[AArch64] Rename +bitperm to +sve2-bitpermRichard Sandiford1-1/+1
2019-07-19[PowerPC64] pc-relative TLS relocationsAlan Modra1-5/+39
2019-07-18gas: .lcomm gets an alignment argument in eBPFJose E. Marchesi1-1/+2
2019-07-17gas: support .half, .word and .dword directives in eBPFJose E. Marchesi1-0/+3
2019-07-17x86: replace "anymem" checks where possibleJan Beulich1-8/+14
2019-07-16x86: make RegMem an opcode modifierJan Beulich1-12/+18
2019-07-16x86: fold SReg{2,3}Jan Beulich2-23/+22
2019-07-09Re: gas/ELF: don't accumulate .type settingsAlan Modra3-29/+23
2019-07-04x86: correct "-Q" option handlingJan Beulich1-1/+3
2019-07-04gas/ELF: don't accumulate .type settingsJan Beulich2-1/+40
2019-07-02This patch fixes a bug in the AArch64 assembler where an incorrect structural...Barnaby Wilks1-0/+9
2019-07-01x86: drop Vec_Imm4Jan Beulich1-25/+11
2019-07-01x86: limit ImmExt abuseJan Beulich1-13/+10
2019-07-01x86: optimize AND/OR with twice the same registerJan Beulich1-0/+23