aboutsummaryrefslogtreecommitdiff
path: root/gas/config/tc-riscv.c
AgeCommit message (Expand)AuthorFilesLines
2018-12-10RISC-V: Don't segfault for two regs in auipc or lui.Jim Wilson1-1/+8
2018-12-07RISC-V: Fix 4-arg add parsing.Jim Wilson1-3/+12
2018-12-03RISC-V: Accept version, supervisor ext and more than one NSE for -march.Jim Wilson1-140/+23
2018-11-27RISC-V: Add .insn CA support.Jim Wilson1-0/+31
2018-10-29Move struc-symbol.h to symbols.cAlan Modra1-6/+4
2018-08-30RISC-V: Allow instruction require more than one extensionJim Wilson1-11/+21
2018-08-23RISC-V: Reject empty rouding mode and fence operand.Jim Wilson1-0/+3
2018-06-29RISC-V: Add gas support for "fp" register.Jim Wilson1-0/+3
2018-06-20RISC-V: Accept constant operands in la and llaSebastian Huber1-0/+11
2018-05-24RISC-V: Fix .align handling when .option norelax.Jim Wilson1-9/+21
2018-05-18RISC-V: Add RV32E support.Jim Wilson1-10/+56
2018-04-20RISC-V: Add new option -mrelax/-mno-relax.Jim Wilson1-0/+14
2018-03-16RISC-V: Emit better warning for unknown CSR.Jim Wilson1-6/+11
2018-03-14RISC-V: Add .insn support.Jim Wilson1-27/+413
2018-02-05RISC-V/GAS: Correct an `expr' global shadowing error for pre-4.8 GCCMaciej W. Rozycki1-3/+3
2018-01-17RISC-V: Fix bug in prior addi/c.nop patch.Jim Wilson1-0/+10
2018-01-03Update year range in copyright notice of binutils filesAlan Modra1-1/+1
2017-12-20RISC-V: Add compressed instruction hints, and a few misc cleanups.Jim Wilson1-0/+3
2017-11-29Fix riscv malloc error on small alignment after norvc.Jim Wilson1-2/+10
2017-11-27Compress loads/stores with implicit 0 offset.Jim Wilson1-6/+32
2017-11-07RISC-V: Fix riscv g++ testsuite EH failures.Jim Wilson1-0/+15
2017-11-07RISC-V: Add satp as an alias for sptbrPalmer Dabbelt1-0/+1
2017-10-23RISC-V: Don't emit 2-byte NOPs if the C extension is disabledPalmer Dabbelt1-1/+1
2017-10-19RISC-V: Relax RISCV_PCREL_* to RISCV_GPREL_*Palmer Dabbelt1-1/+4
2017-09-07RISC-V: Avoid emitting invalid instructions in mixed RVC/no-RVC codePalmer Dabbelt1-17/+8
2017-07-28Fix problems parsing RISCV architecture extenstions in the assembler.Andrew Waterman1-11/+7
2017-06-26RISC-V: Use pc-relative relocation for FDE initial locationKuan-Lin Chen1-1/+19
2017-06-23RISC-V: Error, don't warn, for shfit amounts/CSRsAndrew Waterman1-8/+8
2017-04-03RISC-V: Avoid a const warningPalmer Dabbelt1-1/+1
2017-03-31RISC-V: Allow ISA subsets to be disabledPalmer Dabbelt1-0/+15
2017-03-22Sanitize RISC-V GAS help text, documentationPalmer Dabbelt1-7/+2
2017-03-15RISC-V: Fix assembler for c.li, c.andi and c.addiwKito Cheng1-0/+8
2017-03-15Fix building riscv targets with gcc v6.3.1Nick Clifton1-1/+1
2017-03-14RISC-V: Fix DW_CFA_advance_loc relocation.Kuan-Lin Chen1-0/+2
2017-03-14RISC-V: Fix the offset of CFA relocation.Kuan-Lin Chen1-10/+10
2017-01-09RISC-V/GAS: Support more relocs against constant addressesAndrew Waterman1-3/+2
2017-01-09RISC-V/GAS: Improve handling of invalid relocsAndrew Waterman1-1/+9
2017-01-09RISC-V/GAS: Correct branch relaxation for weak symbols.Andrew Waterman1-0/+1
2017-01-03Add support for the Q extension to the RISCV ISA.Kito Cheng1-2/+12
2017-01-02Update year range in copyright notice of all files.Alan Modra1-1/+1
2016-12-22Support aligning text section from odd addressesAndrew Waterman1-6/+16
2016-12-22Fix a const-safety issue on GCC-4.9 and aboveTim Newsome1-1/+1
2016-12-20Don't define RISC-V .p2alignAndrew Waterman1-40/+56
2016-12-20Re-work RISC-V gas flags: now we just support -mabi and -marchAndrew Waterman1-104/+93
2016-12-20Rework RISC-V relocationsAndrew Waterman1-53/+160
2016-12-20Formatting changes for RISC-VAndrew Waterman1-27/+28
2016-11-23RISCV/GAS Add missing break in md_apply_fix.Kuan-Lin Chen1-0/+1
2016-11-01Add support for RISC-V architecture.Nick Clifton1-0/+2408