aboutsummaryrefslogtreecommitdiff
path: root/gas/config/tc-aarch64.c
AgeCommit message (Expand)AuthorFilesLines
2016-06-20Update the feature set for the Vulcan AArch64 cpu.Virendra Pathak1-2/+2
2016-06-13Accept vulcan as a cpu name for the AArch64 port of GAS.Virendra Pathak1-0/+3
2016-06-09[AARCH64][GAS] Fix two -Wstack-usage warnings.Renlin Li1-7/+5
2016-06-03[AArch64][gas] Add support for Cortex-A73Kyrylo Tkachov1-0/+2
2016-05-13use XNEW and related macros moreTrevor Saunders1-4/+5
2016-05-13use xstrdup, xmemdup0 and concat moreTrevor Saunders1-3/+1
2016-04-20[AArch64] Support RAS extension for ARMv8 onwards.Matthew Wahab1-0/+1
2016-04-03use XNEW and related macros moreTrevor Saunders1-10/+6
2016-04-01Constify moreAlan Modra1-1/+1
2016-03-31make some variables unsignedTrevor Saunders1-1/+1
2016-03-29make md_parse_option () take a const char *Trevor Saunders1-5/+5
2016-03-28add more const qualifiersTrevor Saunders1-4/+4
2016-03-21Remove use of alloca.Nick Clifton1-2/+6
2016-02-25Convert more variables to a constant form.Trevor Saunders1-8/+8
2016-02-22Add more const type qualifiers to GAS sources.Trevor Saunders1-2/+2
2016-02-16[PR19620][GAS][AArch64]Remove mov[z,k,n] relocation symbol name restriction.Renlin Li1-9/+1
2016-01-01Copyright update for binutilsAlan Modra1-1/+1
2015-12-14[AArch64][PATCH 11/14] Add support for the 2H vector type.Matthew Wahab1-7/+6
2015-12-14[AArch64][PATCH 10/14] Rework code mapping vector types to operand qualifiers.Matthew Wahab1-6/+30
2015-12-11[AArch64][Patch 5/5] Add instruction PSB CSYNCMatthew Wahab1-1/+55
2015-12-11[AArch64][Patch 1/5] Support the ARMv8.2 Statistical Profiling Extension.Matthew Wahab1-0/+1
2015-12-10[AArch64][PATCH 2/2] Support ARMv8.2 DC CVAP instruction.Matthew Wahab1-0/+4
2015-11-27[AArch64] Add feature flags and command line for ARMv8.2 FP16 support.Matthew Wahab1-0/+2
2015-11-19[AArch64] Add ARMv8.2 command line option and feature flag.Matthew Wahab1-0/+1
2015-11-12[AArch64] Add support for Cortex-A35James Greenhalgh1-0/+2
2015-11-10Add Qualcomm qdf24xx support.Jim Wilson1-0/+3
2015-10-29Add support for AArch64 CloudABI binaries.Ed Schouten1-0/+5
2015-10-07Avoid using 'template' C++ keywordYao Qi1-8/+8
2015-10-02[GAS][AARCH64]Add TLSDESC large memory model support.Renlin Li1-0/+71
2015-10-02[Binutils][AARCH64]Add TLS IE large memory support.Renlin Li1-1/+25
2015-10-02[GAS][AARCH64]Add BFD_RELOC_AARCH64_TLSGD_MOVW_G0_NC support.Renlin Li1-0/+12
2015-10-02[GAS][AARCH64]Add BFD_RELOC_AARCH64_TLSGD_MOVW_G1 support.Renlin Li1-0/+13
2015-10-02[GAS][AARCH64]Add BFD_RELOC_AARCH64_MOVW_GOTOFF_G0_NC Support.Renlin Li1-0/+11
2015-10-02[GAS][AARCH64]Add BFD_RELOC_AARCH64_MOVW_GOTOFF_G1 Support.Renlin Li1-0/+12
2015-08-19[AArch64][5/6] GAS support TLSLD load/store relocation typesJiong Wang1-10/+58
2015-08-19[AArch64][3/6] GAS support TLSLD move/add relocation typesJiong Wang1-0/+71
2015-08-19[AArch64][1/6] GAS support BFD_RELOC_AARCH64_TLSLD_ADD_DTPREL_LO12_NCJiong Wang1-0/+11
2015-08-11[AArch64][7/8] GAS support BFD_RELOC_AARCH64_TLSLD_ADD_DTPREL_LO12Jiong Wang1-0/+11
2015-08-11[AArch64][5/8] GAS support BFD_RELOC_AARCH64_TLSLD_ADD_LO12_NCJiong Wang1-0/+11
2015-08-11[AArch64][2/8] GAS support BFD_RELOC_AARCH64_TLSLD_ADR_PAGE21Jiong Wang1-1/+3
2015-07-16[AArch64][2/3] GAS support BFD_RELOC_AARCH64_TLSLD_ADR_PREL21Jiong Wang1-0/+15
2015-06-15[AArch64] Gas add BFD_RELOC_AARCH64_LD64_GOTOFF_LO15 supportRenlin Li1-0/+11
2015-06-04[AArch64] Add support for ARMv8.1 command line optionMatthew Wahab1-0/+1
2015-06-02[AArch64] Support for ARMv8.1a Adv.SIMD instructionsMatthew Wahab1-0/+2
2015-06-02[AArch64] Support for ARMv8.1a Limited Ordering Regions extensionMatthew Wahab1-0/+1
2015-06-01[AArch64][GAS] Add support for PAN architecture extensionMatthew Wahab1-5/+17
2015-06-01[AArch64] GAS support BFD_RELOC_AARCH64_LD32_GOTPAGE_LO14Jiong Wang1-0/+11
2015-06-01[AArch64] GAS Support BFD_RELOC_AARCH64_LD64_GOTPAGE_LO15Jiong Wang1-0/+11
2015-05-20[AArch64] Sort relocation case labels alphabeticallyJiong Wang1-18/+18
2015-05-06[AArch64] Record instruction alignment for .inst directiveRenlin Li1-5/+5
generated by cgit v1.1 at 2025-01-01 17:45:09 +0000