aboutsummaryrefslogtreecommitdiff
path: root/cpu
AgeCommit message (Expand)AuthorFilesLines
2020-01-18Add markers for 2.34 branch to the NEWS files and ChangeLogs.Nick Clifton1-0/+4
2020-01-13ubsan: fr30: left shift of negative valueAlan Modra2-5/+10
2020-01-06ubsan: m32c: left shift of negative valueAlan Modra2-52/+64
2020-01-04ubsan: m32r: left shift of negative valueAlan Modra2-3/+8
2019-12-23ubsan: iq2000: left shift of negative valueAlan Modra2-1/+5
2019-12-20ubsan: or1k: left shift of negative valueAlan Modra2-2/+6
2019-12-17ubsan: bpf: left shift cannot be represented in type 'DI' (aka 'long')Alan Modra2-2/+6
2019-12-16ubsan: xstormy16: left shift of negative valueAlan Modra2-1/+5
2019-12-11Remove more shifts for sign/zero extensionAlan Modra4-9/+23
2019-12-11ubsan: epiphany: left shift of negative valueAlan Modra2-2/+7
2019-11-20cpu: fix comment in bpf.cpuJose E. Marchesi2-1/+5
2019-09-09Add markers for 2.33 branch to NEWS and ChangeLog files.Phil Blundell1-0/+4
2019-07-19cpu,opcodes,gas: use %r0 and %r6 instead of %a and %ctf in eBPF disassemblerJose E. Marchesi2-2/+7
2019-07-15cpu,opcodes,gas: fix explicit arguments to eBPF ldabs instructionsJose E. Marchesi2-25/+43
2019-07-14cpu,opcodes,gas: fix arguments to ldabs and ldind eBPF instructionsJose E. Marchesi2-2/+7
2019-06-13cpu/or1k: Update fpu compare symbols to imply set flagStafford Horne2-3/+7
2019-06-13cpu/or1k: Document no branch delay slot architectures and l.adrpStafford Horne3-4/+9
2019-06-13cpu/or1k: Define unordered comparisonsStafford Horne2-4/+55
2019-06-13cpu/or1k: Add support for orfp64a32 specStafford Horne6-46/+375
2019-05-23cpu: add eBPF cpu descriptionJose E. Marchesi3-0/+843
2019-01-19Add markers for 2.32 branch to NEWS and ChangeLog files.Nick Clifton1-0/+4
2018-10-05or1k: Add the l.muld, l.muldu, l.macu, l.msbu insnsRichard Henderson2-93/+181
2018-10-05or1k: Add the l.adrp insn and supporting relocationsStafford Horne3-62/+213
2018-10-05or1k: Add relocations for high-signed and low-storesRichard Henderson3-292/+203
2018-07-24PR23430, Indices misspelledAlan Modra2-1/+6
2018-05-09PR22069, Several instances of register accidentally spelled as regsiterAlan Modra2-1/+5
2018-03-03opcodes error messagesAlan Modra2-8/+16
2018-01-13Add note about 2.30 branch creation to changelogsNick Clifton1-0/+4
2017-03-20Update the openrisc previous program counter (ppc) when running code in the c...Stafford Horne2-0/+9
2016-10-06Add fall through comment to source in cpu/Alan Modra2-0/+5
2016-03-03Correct fr30 commentAlan Modra2-3/+10
2016-03-02Fix shift left warning at sourceAlan Modra2-1/+5
2016-02-02epiphany/disassembler: Improve alignment of output.Andrew Burgess2-2/+8
2015-07-24Remove leading/trailing white spaces in ChangeLogH.J. Lu1-7/+7
2014-07-20or1k: add missing l.msync, l.psync and l.psync instructions.Stefan Kristiansson2-0/+28
2014-06-12Whitespace fixes for cpu/or1k.opcAlan Modra2-87/+91
2014-05-08or1k: add support for l.swa/l.lwa atomic instructionsStefan Kristiansson2-3/+56
2014-04-22Remove support for the (deprecated) openrisc and or32 configurations and replaceChristian Svensson8-938/+2224
2013-12-07strip off +x bits on non-executable/script filesMike Frysinger2-0/+4
2013-03-08 PR binutils/15241Nick Clifton2-1/+9
2012-12-10Add copyright noticesNick Clifton1-0/+6
2012-11-302012-11-30 Oleg Raikhman <oleg@adapteva.com>Joern Rennecke2-28/+47
2012-02-27cpu/Alan Modra2-2/+6
2011-12-15 * frv.opc (parse_uhi16): Fix handling of %hi operator on 64-bitNick Clifton2-5/+10
2011-10-27bfd:Joern Rennecke2-2/+2
2011-10-26cpu:Joern Rennecke2-4/+10
2011-10-25bfd:Nick Clifton3-0/+3356
2011-08-22Move cpu files from cgen/cpu to top level cpu directory.Nick Clifton22-0/+26465
2010-10-08Fix build with -DDEBUG=7Alan Modra2-0/+7
2010-07-03* m32c.cpu (f-dsp-8-s24): Mask high byte after shifting it.DJ Delorie2-2/+6
generated by cgit v1.1 at 2024-11-19 16:18:43 +0000