aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
-rw-r--r--sim/cris/ChangeLog4
-rw-r--r--sim/cris/mloop.in2
-rw-r--r--sim/iq2000/ChangeLog4
-rw-r--r--sim/iq2000/mloop.in1
-rw-r--r--sim/lm32/ChangeLog4
-rw-r--r--sim/lm32/mloop.in1
-rw-r--r--sim/m32r/ChangeLog4
-rw-r--r--sim/m32r/mloop.in1
-rw-r--r--sim/or1k/ChangeLog4
-rw-r--r--sim/or1k/mloop.in1
10 files changed, 26 insertions, 0 deletions
diff --git a/sim/cris/ChangeLog b/sim/cris/ChangeLog
index 4cad5c8..81ae5e6 100644
--- a/sim/cris/ChangeLog
+++ b/sim/cris/ChangeLog
@@ -1,3 +1,7 @@
+2021-05-04 Tom Tromey <tromey@adacore.com>
+
+ * mloop.in: Include <stdlib.h>.
+
2021-05-04 Mike Frysinger <vapier@gentoo.org>
* configure: Regenerate.
diff --git a/sim/cris/mloop.in b/sim/cris/mloop.in
index 32f5fef..645d821 100644
--- a/sim/cris/mloop.in
+++ b/sim/cris/mloop.in
@@ -42,6 +42,8 @@ case "x$1" in
xsupport)
cat <<EOF
+#include <stdlib.h>
+
/* It seems we don't have a templated header file corresponding to
cris-tmpl.c, so we have to get out declarations the hackish way. */
extern void @cpu@_specific_init (SIM_CPU *current_cpu);
diff --git a/sim/iq2000/ChangeLog b/sim/iq2000/ChangeLog
index 550be28..5dbfb7a 100644
--- a/sim/iq2000/ChangeLog
+++ b/sim/iq2000/ChangeLog
@@ -1,3 +1,7 @@
+2021-05-04 Tom Tromey <tromey@adacore.com>
+
+ * mloop.in: Include <stdlib.h>.
+
2021-05-04 Mike Frysinger <vapier@gentoo.org>
* configure: Regenerate.
diff --git a/sim/iq2000/mloop.in b/sim/iq2000/mloop.in
index b973fa1..7d3a9b5 100644
--- a/sim/iq2000/mloop.in
+++ b/sim/iq2000/mloop.in
@@ -40,6 +40,7 @@ case "x$1" in
xsupport)
cat <<EOF
+#include <stdlib.h>
static INLINE const IDESC *
extract (SIM_CPU *current_cpu, PCADDR pc, CGEN_INSN_INT insn, ARGBUF *abuf,
diff --git a/sim/lm32/ChangeLog b/sim/lm32/ChangeLog
index eac37de..f169b1b 100644
--- a/sim/lm32/ChangeLog
+++ b/sim/lm32/ChangeLog
@@ -1,3 +1,7 @@
+2021-05-04 Tom Tromey <tromey@adacore.com>
+
+ * mloop.in: Include <stdlib.h>.
+
2021-05-04 Mike Frysinger <vapier@gentoo.org>
* configure: Regenerate.
diff --git a/sim/lm32/mloop.in b/sim/lm32/mloop.in
index a8db7f5..574f00a 100644
--- a/sim/lm32/mloop.in
+++ b/sim/lm32/mloop.in
@@ -32,6 +32,7 @@ case "x$1" in
xsupport)
cat <<EOF
+#include <stdlib.h>
static INLINE const IDESC *
extract (SIM_CPU *current_cpu, PCADDR pc, CGEN_INSN_INT insn,
diff --git a/sim/m32r/ChangeLog b/sim/m32r/ChangeLog
index e247deb..9737efb 100644
--- a/sim/m32r/ChangeLog
+++ b/sim/m32r/ChangeLog
@@ -1,3 +1,7 @@
+2021-05-04 Tom Tromey <tromey@adacore.com>
+
+ * mloop.in: Include <stdlib.h>.
+
2021-05-04 Mike Frysinger <vapier@gentoo.org>
* configure: Regenerate.
diff --git a/sim/m32r/mloop.in b/sim/m32r/mloop.in
index 405a7e9..6b0d0de 100644
--- a/sim/m32r/mloop.in
+++ b/sim/m32r/mloop.in
@@ -42,6 +42,7 @@ case "x$1" in
xsupport)
cat <<EOF
+#include <stdlib.h>
static INLINE const IDESC *
extract16 (SIM_CPU *current_cpu, PCADDR pc, CGEN_INSN_INT insn,
diff --git a/sim/or1k/ChangeLog b/sim/or1k/ChangeLog
index 33f41ff..55b923d 100644
--- a/sim/or1k/ChangeLog
+++ b/sim/or1k/ChangeLog
@@ -1,3 +1,7 @@
+2021-05-04 Tom Tromey <tromey@adacore.com>
+
+ * mloop.in: Include <stdlib.h>.
+
2021-05-04 Mike Frysinger <vapier@gentoo.org>
* configure: Regenerate.
diff --git a/sim/or1k/mloop.in b/sim/or1k/mloop.in
index 49c4227..a94b534 100644
--- a/sim/or1k/mloop.in
+++ b/sim/or1k/mloop.in
@@ -42,6 +42,7 @@ case "x$1" in
xsupport)
cat <<EOF
+#include <stdlib.h>
static INLINE const IDESC *
extract (SIM_CPU *current_cpu, PCADDR pc, CGEN_INSN_INT insn,