aboutsummaryrefslogtreecommitdiff
path: root/sim
diff options
context:
space:
mode:
authorJeff Law <law@redhat.com>1996-11-27 23:20:24 +0000
committerJeff Law <law@redhat.com>1996-11-27 23:20:24 +0000
commit6e7a01c144ae0bbecc535905b2585830c484e8da (patch)
treed1758c6452f9c1add662156afc1cbeb06a81647b /sim
parent409f64ae056e9f06ea492bfe4ffb42f85170ed5d (diff)
downloadgdb-6e7a01c144ae0bbecc535905b2585830c484e8da.zip
gdb-6e7a01c144ae0bbecc535905b2585830c484e8da.tar.gz
gdb-6e7a01c144ae0bbecc535905b2585830c484e8da.tar.bz2
* simops.c: Fix bugs in "movm" and "add imm,an".
main(){write (0, "hello world\n", 13);} works!
Diffstat (limited to 'sim')
-rw-r--r--sim/mn10300/ChangeLog2
-rw-r--r--sim/mn10300/simops.c34
2 files changed, 19 insertions, 17 deletions
diff --git a/sim/mn10300/ChangeLog b/sim/mn10300/ChangeLog
index 0212fc8..9c875bb 100644
--- a/sim/mn10300/ChangeLog
+++ b/sim/mn10300/ChangeLog
@@ -1,5 +1,7 @@
Wed Nov 27 09:20:42 1996 Jeffrey A Law (law@cygnus.com)
+ * simops.c: Fix bugs in "movm" and "add imm,an".
+
* simops.c: Don't lose the upper 24 bits of the return
pointer in "call" and "calls" instructions. Rough cut
at emulated system calls.
diff --git a/sim/mn10300/simops.c b/sim/mn10300/simops.c
index a57c81c..20cd976 100644
--- a/sim/mn10300/simops.c
+++ b/sim/mn10300/simops.c
@@ -865,43 +865,43 @@ void OP_CF00 ()
if (mask & 0x80)
{
sp -= 4;
- State.regs[REG_D0 + 2] = load_mem (sp, 4);
+ store_mem (sp, 4, State.regs[REG_D0 + 2]);
}
if (mask & 0x40)
{
sp -= 4;
- State.regs[REG_D0 + 3] = load_mem (sp, 4);
+ store_mem (sp, 4, State.regs[REG_D0 + 3]);
}
if (mask & 0x20)
{
sp -= 4;
- State.regs[REG_A0 + 2] = load_mem (sp, 4);
+ store_mem (sp, 4, State.regs[REG_A0 + 2]);
}
if (mask & 0x10)
{
sp -= 4;
- State.regs[REG_A0 + 3] = load_mem (sp, 4);
+ store_mem (sp, 4, State.regs[REG_A0 + 3]);
}
if (mask & 0x8)
{
sp -= 4;
- State.regs[REG_D0] = load_mem (sp, 4);
+ store_mem (sp, 4, State.regs[REG_D0]);
sp -= 4;
- State.regs[REG_D0 + 1] = load_mem (sp, 4);
+ store_mem (sp, 4, State.regs[REG_D0 + 1]);
sp -= 4;
- State.regs[REG_A0] = load_mem (sp, 4);
+ store_mem (sp, 4, State.regs[REG_A0]);
sp -= 4;
- State.regs[REG_A0 + 1] = load_mem (sp, 4);
+ store_mem (sp, 4, State.regs[REG_A0 + 1]);
sp -= 4;
- State.regs[REG_MDR] = load_mem (sp, 4);
+ store_mem (sp, 4, State.regs[REG_MDR]);
sp -= 4;
- State.regs[REG_LIR] = load_mem (sp, 4);
+ store_mem (sp, 4, State.regs[REG_LIR]);
sp -= 4;
- State.regs[REG_LAR] = load_mem (sp, 4);
+ store_mem (sp, 4, State.regs[REG_LAR]);
sp -= 4;
}
@@ -1012,10 +1012,10 @@ void OP_2800 ()
int z, c, n, v;
unsigned long reg1, imm, value;
- reg1 = State.regs[REG_D0 + ((insn & 0xc00) >> 8)];
+ reg1 = State.regs[REG_D0 + ((insn & 0x300) >> 8)];
imm = SEXT8 (insn & 0xff);
value = reg1 + imm;
- State.regs[REG_D0 + ((insn & 0xc00) >> 8)] = value;
+ State.regs[REG_D0 + ((insn & 0x300) >> 8)] = value;
z = (value == 0);
n = (value & 0x80000000);
@@ -1078,10 +1078,10 @@ void OP_2000 ()
int z, c, n, v;
unsigned long reg1, imm, value;
- reg1 = State.regs[REG_A0 + ((insn & 0xc00) >> 8)];
- imm = insn & 0xff;
+ reg1 = State.regs[REG_A0 + ((insn & 0x300) >> 8)];
+ imm = SEXT8 (insn & 0xff);
value = reg1 + imm;
- State.regs[REG_A0 + ((insn & 0xc00) >> 8)] = value;
+ State.regs[REG_A0 + ((insn & 0x300) >> 8)] = value;
z = (value == 0);
n = (value & 0x80000000);
@@ -1101,7 +1101,7 @@ void OP_FAD00000 ()
unsigned long reg1, imm, value;
reg1 = State.regs[REG_A0 + ((insn & 0xc0000) >> 16)];
- imm = 0xffff;
+ imm = SEXT16 (insn & 0xffff);
value = reg1 + imm;
State.regs[REG_A0 + ((insn & 0xc0000) >> 16)] = value;