aboutsummaryrefslogtreecommitdiff
path: root/sim
diff options
context:
space:
mode:
authorMichael Snyder <msnyder@vmware.com>2003-08-07 21:36:43 +0000
committerMichael Snyder <msnyder@vmware.com>2003-08-07 21:36:43 +0000
commit240f98d34241670bb28243b365414be3d299dbd7 (patch)
tree3fe32f02828b943045232555b43848ddaa8595c8 /sim
parent14d3f36402b9a80ef66aa9a66b722f40617cde9f (diff)
downloadgdb-240f98d34241670bb28243b365414be3d299dbd7.zip
gdb-240f98d34241670bb28243b365414be3d299dbd7.tar.gz
gdb-240f98d34241670bb28243b365414be3d299dbd7.tar.bz2
2003-08-07 Michael Snyder <msnyder@redhat.com>
* gencode.c (expand_ppi_code): Comment spelling fix.
Diffstat (limited to 'sim')
-rw-r--r--sim/sh/ChangeLog4
-rw-r--r--sim/sh/gencode.c2
2 files changed, 5 insertions, 1 deletions
diff --git a/sim/sh/ChangeLog b/sim/sh/ChangeLog
index b34adb5..9f0eb85 100644
--- a/sim/sh/ChangeLog
+++ b/sim/sh/ChangeLog
@@ -1,3 +1,7 @@
+2003-08-07 Michael Snyder <msnyder@redhat.com>
+
+ * gencode.c (expand_ppi_code): Comment spelling fix.
+
2003-07-25 Michael Snyder <msnyder@redhat.com>
* gencode.c (pshl): Change < to <= (shift by 16 is allowed).
diff --git a/sim/sh/gencode.c b/sim/sh/gencode.c
index d078fc6..fb6f5b2 100644
--- a/sim/sh/gencode.c
+++ b/sim/sh/gencode.c
@@ -2324,7 +2324,7 @@ gendefines ()
static int ppi_index;
-/* Take an ppi code, expand all varying fields in it and fill all the
+/* Take a ppi code, expand all varying fields in it and fill all the
right entries in 'table' with the opcode index. */
static void