aboutsummaryrefslogtreecommitdiff
path: root/sim/sh64/eng-compact.h
diff options
context:
space:
mode:
authorBen Elliston <bje@au.ibm.com>2002-02-01 11:44:32 +0000
committerBen Elliston <bje@au.ibm.com>2002-02-01 11:44:32 +0000
commitcbb38b47b329e8b9188f4deadf91b211116ce45c (patch)
tree3c31a730db7ff67b9321ae5f7cefd5482a901f29 /sim/sh64/eng-compact.h
parent9ee6f9cc9a4d41796ace893ba52172d97e211ae2 (diff)
downloadgdb-cbb38b47b329e8b9188f4deadf91b211116ce45c.zip
gdb-cbb38b47b329e8b9188f4deadf91b211116ce45c.tar.gz
gdb-cbb38b47b329e8b9188f4deadf91b211116ce45c.tar.bz2
* Contribute Hitachi SH5 simulator.
Diffstat (limited to 'sim/sh64/eng-compact.h')
-rw-r--r--sim/sh64/eng-compact.h34
1 files changed, 34 insertions, 0 deletions
diff --git a/sim/sh64/eng-compact.h b/sim/sh64/eng-compact.h
new file mode 100644
index 0000000..521b2f8
--- /dev/null
+++ b/sim/sh64/eng-compact.h
@@ -0,0 +1,34 @@
+/* engine configuration for sh64 */
+
+/* WITH_FAST: non-zero if a fast version of the engine is available
+ in addition to the full-featured version. */
+#define WITH_FAST 1
+
+/* WITH_SCACHE_PBB_SH64_COMPACT: non-zero if the pbb engine was selected. */
+#define WITH_SCACHE_PBB_SH64_COMPACT 1
+
+/* HAVE_PARALLEL_INSNS: non-zero if cpu can parallelly execute > 1 insn. */
+#define HAVE_PARALLEL_INSNS 0
+#define WITH_PARALLEL_READ 0
+#define WITH_PARALLEL_WRITE 0
+#define WITH_PARALLEL_GENWRITE 0
+
+/* WITH_SEM_SWITCH_FULL: non-zero if full-featured engine is
+ implemented as a switch(). */
+#define WITH_SEM_SWITCH_FULL 0
+
+/* WITH_SEM_SWITCH_FAST: non-zero if fast engine is
+ implemented as a switch(). */
+#define WITH_SEM_SWITCH_FAST 1
+
+/* Functions defined in the generated mainloop.c file
+ (which doesn't necessarily have that file name). */
+
+extern ENGINE_FN sh64_compact_engine_run_full;
+extern ENGINE_FN sh64_compact_engine_run_fast;
+
+extern SEM_PC sh64_compact_pbb_begin (SIM_CPU *, int);
+extern SEM_PC sh64_compact_pbb_chain (SIM_CPU *, SEM_ARG);
+extern SEM_PC sh64_compact_pbb_cti_chain (SIM_CPU *, SEM_ARG, SEM_BRANCH_TYPE, PCADDR);
+extern void sh64_compact_pbb_before (SIM_CPU *, SCACHE *);
+extern void sh64_compact_pbb_after (SIM_CPU *, SCACHE *);