aboutsummaryrefslogtreecommitdiff
path: root/sim/mips/ChangeLog
diff options
context:
space:
mode:
authorAndrew Cagney <cagney@redhat.com>1998-11-23 05:50:21 +0000
committerAndrew Cagney <cagney@redhat.com>1998-11-23 05:50:21 +0000
commita83d7d870f21777725939c88f72aef0f3944dec0 (patch)
tree00cb49847a09796d63c9f3eb7e87dd4b9c733c0b /sim/mips/ChangeLog
parent9935b2e7f3c9f694c5ecb522b851c4a2cc507c29 (diff)
downloadgdb-a83d7d870f21777725939c88f72aef0f3944dec0.zip
gdb-a83d7d870f21777725939c88f72aef0f3944dec0.tar.gz
gdb-a83d7d870f21777725939c88f72aef0f3944dec0.tar.bz2
Switch mips-lsi-elf mips16 simulator to igen (from gencode).
Diffstat (limited to 'sim/mips/ChangeLog')
-rw-r--r--sim/mips/ChangeLog12
1 files changed, 12 insertions, 0 deletions
diff --git a/sim/mips/ChangeLog b/sim/mips/ChangeLog
index 67393ed..5cfff84 100644
--- a/sim/mips/ChangeLog
+++ b/sim/mips/ChangeLog
@@ -1,3 +1,15 @@
+Mon Nov 23 13:23:40 1998 Andrew Cagney <cagney@b1.cygnus.com>
+
+ * configure.in: Configure mips-lsi-elf nee mips*lsi* as a
+ mipsIII/mips16 igen simulator. Fix sim_gen VS sim_igen typos.
+ * configure: Re-generate.
+
+ * m16.igen (BREAK): Define breakpoint instruction.
+ (JALX32): Mark instruction as mips16 and not r3900.
+ * mips.igen (C.cond.fmt): Fix typo in instruction format.
+
+ * sim-main.h (PENDING_FILL): Wrap C statements in do/while.
+
start-sanitize-r5900
Mon Nov 16 11:44:24 1998 Andrew Cagney <cagney@b1.cygnus.com>