aboutsummaryrefslogtreecommitdiff
path: root/sim/mips/ChangeLog
diff options
context:
space:
mode:
authorChao-ying Fu <fu@mips.com>2005-12-14 23:07:56 +0000
committerChao-ying Fu <fu@mips.com>2005-12-14 23:07:56 +0000
commit40a5538e9498da85e4df900c7f4e19bcf6f98760 (patch)
tree31d390e51bb74f9599afb9178984dda056ac9967 /sim/mips/ChangeLog
parentdcf6ef0cc3332e75ceadd8f08bf88ddee09178f7 (diff)
downloadgdb-40a5538e9498da85e4df900c7f4e19bcf6f98760.zip
gdb-40a5538e9498da85e4df900c7f4e19bcf6f98760.tar.gz
gdb-40a5538e9498da85e4df900c7f4e19bcf6f98760.tar.bz2
* Makefile.in (SIM_OBJS): Add dsp.o.
(dsp.o): New dependency. (IGEN_INCLUDE): Add dsp.igen. * configure.ac (mipsisa32r2*-*-*, mipsisa32*-*-*, mipsisa64r2*-*-*, mipsisa64*-*-*): Add dsp to sim_igen_machine. * configure: Regenerate. * mips.igen: Add dsp model and include dsp.igen. (MFHI, MFLO, MTHI, MTLO): Remove mips32, mips32r2, mips64, mips64r2, because these instructions are extended in DSP ASE. * sim-main.h (LAST_EMBED_REGNUM): Change from 89 to 96 because of adding 6 DSP accumulator registers and 1 DSP control register. (AC0LOIDX, AC0HIIDX, AC1LOIDX, AC1HIIDX, AC2LOIDX, AC2HIIDX, AC3LOIDX, AC3HIIDX, DSPLO, DSPHI, DSPCRIDX, DSPCR, DSPCR_POS_SHIFT, DSPCR_POS_MASK, DSPCR_POS_SMASK, DSPCR_SCOUNT_SHIFT, DSPCR_SCOUNT_MASK, DSPCR_SCOUNT_SMASK, DSPCR_CARRY_SHIFT, DSPCR_CARRY_MASK, DSPCR_CARRY_SMASK, DSPCR_CARRY, DSPCR_EFI_SHIFT, DSPCR_EFI_MASK, DSPCR_EFI_SMASK, DSPCR_EFI, DSPCR_OUFLAG_SHIFT, DSPCR_OUFLAG_MASK, DSPCR_OUFLAG_SMASK, DSPCR_OUFLAG4, DSPCR_OUFLAG5, DSPCR_OUFLAG6, DSPCR_OUFLAG7, DSPCR_CCOND_SHIFT, DSPCR_CCOND_MASK, DSPCR_CCOND_SMASK): New define. (DSPLO_REGNUM, DSPHI_REGNUM): New array for DSP accumulators. * dsp.c, dsp.igen: New files for MIPS DSP ASE.
Diffstat (limited to 'sim/mips/ChangeLog')
-rw-r--r--sim/mips/ChangeLog25
1 files changed, 25 insertions, 0 deletions
diff --git a/sim/mips/ChangeLog b/sim/mips/ChangeLog
index 9b14b8f..9457544 100644
--- a/sim/mips/ChangeLog
+++ b/sim/mips/ChangeLog
@@ -1,3 +1,28 @@
+2005-12-14 Chao-ying Fu <fu@mips.com>
+
+ * Makefile.in (SIM_OBJS): Add dsp.o.
+ (dsp.o): New dependency.
+ (IGEN_INCLUDE): Add dsp.igen.
+ * configure.ac (mipsisa32r2*-*-*, mipsisa32*-*-*, mipsisa64r2*-*-*,
+ mipsisa64*-*-*): Add dsp to sim_igen_machine.
+ * configure: Regenerate.
+ * mips.igen: Add dsp model and include dsp.igen.
+ (MFHI, MFLO, MTHI, MTLO): Remove mips32, mips32r2, mips64, mips64r2,
+ because these instructions are extended in DSP ASE.
+ * sim-main.h (LAST_EMBED_REGNUM): Change from 89 to 96 because of
+ adding 6 DSP accumulator registers and 1 DSP control register.
+ (AC0LOIDX, AC0HIIDX, AC1LOIDX, AC1HIIDX, AC2LOIDX, AC2HIIDX, AC3LOIDX,
+ AC3HIIDX, DSPLO, DSPHI, DSPCRIDX, DSPCR, DSPCR_POS_SHIFT,
+ DSPCR_POS_MASK, DSPCR_POS_SMASK, DSPCR_SCOUNT_SHIFT, DSPCR_SCOUNT_MASK,
+ DSPCR_SCOUNT_SMASK, DSPCR_CARRY_SHIFT, DSPCR_CARRY_MASK,
+ DSPCR_CARRY_SMASK, DSPCR_CARRY, DSPCR_EFI_SHIFT, DSPCR_EFI_MASK,
+ DSPCR_EFI_SMASK, DSPCR_EFI, DSPCR_OUFLAG_SHIFT, DSPCR_OUFLAG_MASK,
+ DSPCR_OUFLAG_SMASK, DSPCR_OUFLAG4, DSPCR_OUFLAG5, DSPCR_OUFLAG6,
+ DSPCR_OUFLAG7, DSPCR_CCOND_SHIFT, DSPCR_CCOND_MASK,
+ DSPCR_CCOND_SMASK): New define.
+ (DSPLO_REGNUM, DSPHI_REGNUM): New array for DSP accumulators.
+ * dsp.c, dsp.igen: New files for MIPS DSP ASE.
+
2005-07-08 Ian Lance Taylor <ian@airs.com>
* tconfig.in (SIM_QUIET_NAN_NEGATED): Define.