aboutsummaryrefslogtreecommitdiff
path: root/sim/mcore
diff options
context:
space:
mode:
authorMike Frysinger <vapier@gentoo.org>2016-08-12 22:12:41 +0800
committerMike Frysinger <vapier@gentoo.org>2021-04-12 00:14:32 -0400
commitd5a71b1131778cf2a023855966831eb2457d50d6 (patch)
tree77243d6b326ca6dfa0ebb60446a9bc518b11617e /sim/mcore
parent32d715691aa037f2838b41fa257c2e239d67c134 (diff)
downloadgdb-d5a71b1131778cf2a023855966831eb2457d50d6.zip
gdb-d5a71b1131778cf2a023855966831eb2457d50d6.tar.gz
gdb-d5a71b1131778cf2a023855966831eb2457d50d6.tar.bz2
sim: cgen: move cgen_cpu_max_extra_bytes logic into the common code
Every arch handles this the same way, so move it to the common code. This will also make unifying the sim_cpu structure easier.
Diffstat (limited to 'sim/mcore')
-rw-r--r--sim/mcore/ChangeLog4
-rw-r--r--sim/mcore/interp.c2
2 files changed, 5 insertions, 1 deletions
diff --git a/sim/mcore/ChangeLog b/sim/mcore/ChangeLog
index 20a75d6..00da881 100644
--- a/sim/mcore/ChangeLog
+++ b/sim/mcore/ChangeLog
@@ -1,3 +1,7 @@
+2021-04-12 Mike Frysinger <vapier@gentoo.org>
+
+ * interp.c (sim_open): Delete 3rd arg to sim_cpu_alloc_all.
+
2021-04-02 Mike Frysinger <vapier@gentoo.org>
* aclocal.m4, configure: Regenerate.
diff --git a/sim/mcore/interp.c b/sim/mcore/interp.c
index 9981517..09e005f 100644
--- a/sim/mcore/interp.c
+++ b/sim/mcore/interp.c
@@ -1349,7 +1349,7 @@ sim_open (SIM_OPEN_KIND kind, host_callback *cb,
SIM_ASSERT (STATE_MAGIC (sd) == SIM_MAGIC_NUMBER);
/* The cpu data is kept in a separately allocated chunk of memory. */
- if (sim_cpu_alloc_all (sd, 1, /*cgen_cpu_max_extra_bytes ()*/0) != SIM_RC_OK)
+ if (sim_cpu_alloc_all (sd, 1) != SIM_RC_OK)
{
free_state (sd);
return 0;