aboutsummaryrefslogtreecommitdiff
path: root/sim/m32r
diff options
context:
space:
mode:
authorMike Frysinger <vapier@gentoo.org>2022-12-26 22:39:03 -0500
committerMike Frysinger <vapier@gentoo.org>2023-01-10 01:15:26 -0500
commite732fe9b4f9909b0fbfa0bcac2ba048ca7d24ee2 (patch)
treedee3de755eeaedf5c86fe35e92ad6b1632def42f /sim/m32r
parent7a59a0b92cb36e7f591e5d6a3874667a326f37e6 (diff)
downloadgdb-e732fe9b4f9909b0fbfa0bcac2ba048ca7d24ee2.zip
gdb-e732fe9b4f9909b0fbfa0bcac2ba048ca7d24ee2.tar.gz
gdb-e732fe9b4f9909b0fbfa0bcac2ba048ca7d24ee2.tar.bz2
sim: build: drop support for creating libsim.a in subdirs
Now that all ports have moved to creating libsim.a in the top-level, drop all the support code to create it in a subdir.
Diffstat (limited to 'sim/m32r')
-rw-r--r--sim/m32r/Makefile.in2
1 files changed, 0 insertions, 2 deletions
diff --git a/sim/m32r/Makefile.in b/sim/m32r/Makefile.in
index 08cda44..bc7b856 100644
--- a/sim/m32r/Makefile.in
+++ b/sim/m32r/Makefile.in
@@ -21,8 +21,6 @@
arch = m32r
-SIM_LIBSIM =
-
# Some modules don't build cleanly yet.
cpu.o cpu2.o cpux.o m32r.o m32r2.o m32rx.o mloop.o mloop2.o mloopx.o sem.o sim-if.o traps.o: SIM_WERROR_CFLAGS =