aboutsummaryrefslogtreecommitdiff
path: root/sim/cr16/cr16_sim.h
diff options
context:
space:
mode:
authorMike Frysinger <vapier@gentoo.org>2012-08-30 06:10:28 +0000
committerMike Frysinger <vapier@gentoo.org>2012-08-30 06:10:28 +0000
commit5a06d7c470e4dfd5f66ba9b6a93d9a77d4910e07 (patch)
tree42c53ad4bd9a45129ab069a279615065547c9110 /sim/cr16/cr16_sim.h
parent4881a75b8b097924cac2f6ee2d22de879111127a (diff)
downloadgdb-5a06d7c470e4dfd5f66ba9b6a93d9a77d4910e07.zip
gdb-5a06d7c470e4dfd5f66ba9b6a93d9a77d4910e07.tar.gz
gdb-5a06d7c470e4dfd5f66ba9b6a93d9a77d4910e07.tar.bz2
sim: cr16: improve trap handling
Diffstat (limited to 'sim/cr16/cr16_sim.h')
-rw-r--r--sim/cr16/cr16_sim.h6
1 files changed, 6 insertions, 0 deletions
diff --git a/sim/cr16/cr16_sim.h b/sim/cr16/cr16_sim.h
index c7783ba..7252b14 100644
--- a/sim/cr16/cr16_sim.h
+++ b/sim/cr16/cr16_sim.h
@@ -472,3 +472,9 @@ extern void write_longlong PARAMS ((uint8 *addr, int64 data));
PSR is masked for zero bits. */
extern creg_t move_to_cr (int cr, creg_t mask, creg_t val, int psw_hw_p);
+
+#ifndef SIGTRAP
+#define SIGTRAP 5
+#endif
+/* Special purpose trap */
+#define TRAP_BREAKPOINT 8