diff options
| author | Mike Frysinger <vapier@gentoo.org> | 2022-11-07 22:56:58 +0700 |
|---|---|---|
| committer | Mike Frysinger <vapier@gentoo.org> | 2022-11-07 23:24:46 +0700 |
| commit | 1787fcc45ab25e8d15eb59d5a222c52d4d2f09b5 (patch) | |
| tree | 8f55dbdaf44cfea7a9439e22a321502059f3d092 /sim/Makefile.in | |
| parent | b686ecb5b10be9a33ab8f1bfdcff22eef920d1a5 (diff) | |
| download | gdb-1787fcc45ab25e8d15eb59d5a222c52d4d2f09b5.zip gdb-1787fcc45ab25e8d15eb59d5a222c52d4d2f09b5.tar.gz gdb-1787fcc45ab25e8d15eb59d5a222c52d4d2f09b5.tar.bz2 | |
sim: riscv: drop subdir configure logic
We've been using this only to set the default word size to 32-vs-64
based on the $target. We can easily merge this with the top-level
configure script to clean things up a bit.
Diffstat (limited to 'sim/Makefile.in')
| -rw-r--r-- | sim/Makefile.in | 16 |
1 files changed, 10 insertions, 6 deletions
diff --git a/sim/Makefile.in b/sim/Makefile.in index c9dfd6f..30fa3a0 100644 --- a/sim/Makefile.in +++ b/sim/Makefile.in @@ -233,7 +233,8 @@ am__aclocal_m4_deps = $(top_srcdir)/../config/acx.m4 \ $(top_srcdir)/m4/sim_ac_option_warnings.m4 \ $(top_srcdir)/m4/sim_ac_platform.m4 \ $(top_srcdir)/m4/sim_ac_toolchain.m4 \ - $(top_srcdir)/frv/acinclude.m4 $(top_srcdir)/rx/acinclude.m4 \ + $(top_srcdir)/frv/acinclude.m4 \ + $(top_srcdir)/riscv/acinclude.m4 $(top_srcdir)/rx/acinclude.m4 \ $(top_srcdir)/configure.ac am__configure_deps = $(am__aclocal_m4_deps) $(CONFIGURE_DEPENDENCIES) \ $(ACLOCAL_M4) @@ -257,11 +258,11 @@ CONFIG_CLEAN_FILES = Make-common.sim aarch64/Makefile.sim \ microblaze/.gdbinit mips/.gdbinit mn10300/.gdbinit \ moxie/Makefile.sim moxie/.gdbinit msp430/Makefile.sim \ msp430/.gdbinit or1k/.gdbinit ppc/.gdbinit pru/Makefile.sim \ - pru/.gdbinit riscv/.gdbinit rl78/Makefile.sim rl78/.gdbinit \ - rx/Makefile.sim rx/.gdbinit sh/Makefile.sim sh/.gdbinit \ - erc32/Makefile.sim erc32/.gdbinit v850/.gdbinit \ - example-synacor/Makefile.sim example-synacor/.gdbinit \ - arch-subdir.mk .gdbinit + pru/.gdbinit riscv/Makefile.sim riscv/.gdbinit \ + rl78/Makefile.sim rl78/.gdbinit rx/Makefile.sim rx/.gdbinit \ + sh/Makefile.sim sh/.gdbinit erc32/Makefile.sim erc32/.gdbinit \ + v850/.gdbinit example-synacor/Makefile.sim \ + example-synacor/.gdbinit arch-subdir.mk .gdbinit CONFIG_CLEAN_VPATH_FILES = LIBRARIES = $(noinst_LIBRARIES) ARFLAGS = cru @@ -1092,6 +1093,7 @@ SIM_HW_CFLAGS = @SIM_HW_CFLAGS@ SIM_HW_SOCKSER = @SIM_HW_SOCKSER@ SIM_INLINE = @SIM_INLINE@ SIM_PRIMARY_TARGET = @SIM_PRIMARY_TARGET@ +SIM_RISCV_BITSIZE = @SIM_RISCV_BITSIZE@ SIM_RX_CYCLE_ACCURATE_FLAGS = @SIM_RX_CYCLE_ACCURATE_FLAGS@ SIM_SUBDIRS = @SIM_SUBDIRS@ SIM_TOOLCHAIN_VARS = @SIM_TOOLCHAIN_VARS@ @@ -1772,6 +1774,8 @@ pru/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/pru/Makefile.in cd $(top_builddir) && $(SHELL) ./config.status $@ pru/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in cd $(top_builddir) && $(SHELL) ./config.status $@ +riscv/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/riscv/Makefile.in + cd $(top_builddir) && $(SHELL) ./config.status $@ riscv/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in cd $(top_builddir) && $(SHELL) ./config.status $@ rl78/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/rl78/Makefile.in |