aboutsummaryrefslogtreecommitdiff
path: root/opcodes/arm-opc.h
diff options
context:
space:
mode:
authorJackie Smith Cashion <jsmith@redhat.com>1996-07-31 13:43:51 +0000
committerJackie Smith Cashion <jsmith@redhat.com>1996-07-31 13:43:51 +0000
commit50569deeb552da3ae4ee075dc071f2b87947029f (patch)
treee3e4bc95ee22a3a81a7959ea06f80af761620bcb /opcodes/arm-opc.h
parentcb74cc240dfca14768005cd4ba34dc06283c2a7c (diff)
downloadgdb-50569deeb552da3ae4ee075dc071f2b87947029f.zip
gdb-50569deeb552da3ae4ee075dc071f2b87947029f.tar.gz
gdb-50569deeb552da3ae4ee075dc071f2b87947029f.tar.bz2
Wed Jul 31 14:39:27 1996 James G. Smith <jsmith@cygnus.co.uk>
* arm-opc.h: (arm_opcodes): Added halfword and sign-extension memory transfer instructions. Add new format string entries %h and %s. * arm-dis.c: (print_insn_arm): Provide decoding of the new formats %h and %s.
Diffstat (limited to 'opcodes/arm-opc.h')
-rw-r--r--opcodes/arm-opc.h4
1 files changed, 4 insertions, 0 deletions
diff --git a/opcodes/arm-opc.h b/opcodes/arm-opc.h
index 33f5daa..82ad208 100644
--- a/opcodes/arm-opc.h
+++ b/opcodes/arm-opc.h
@@ -39,8 +39,10 @@ struct arm_opcode {
%<bitnum>?ab print a if bit is one else print b
%p print 'p' iff bits 12-15 are 15
%t print 't' iff bit 21 set and bit 24 clear
+ %h print 'h' iff bit 5 set, else print 'b'
%o print operand2 (immediate or register + shift)
%a print address for ldr/str instruction
+ %s print address for ldr/str halfword/signextend instruction
%b print branch destination
%A print address for ldc/stc/ldf/stf instruction
%m print register mask for ldm/stm instruction
@@ -58,6 +60,8 @@ static struct arm_opcode arm_opcodes[] = {
{0x01000090, 0x0fb00ff0, "swp%c%22'b\t%12-15r, %0-3r, [%16-19r]"},
{0x00800090, 0x0fa000f0, "%22?sumull%c%20's\t%12-15r, %16-19r, %0-3r, %8-11r"},
{0x00a00090, 0x0fa000f0, "%22?sumlal%c%20's\t%12-15r, %16-19r, %0-3r, %8-11r"},
+ {0x00000090, 0x0e100090, "str%c%6's%h\t%12-15r, %s"},
+ {0x00100090, 0x0e100090, "ldr%c%6's%h\t%12-15r, %s"},
{0x00000000, 0x0de00000, "and%c%20's\t%12-15r, %16-19r, %o"},
{0x00200000, 0x0de00000, "eor%c%20's\t%12-15r, %16-19r, %o"},
{0x00400000, 0x0de00000, "sub%c%20's\t%12-15r, %16-19r, %o"},