aboutsummaryrefslogtreecommitdiff
path: root/ld/testsuite/ld-h8300/relax-5.d
diff options
context:
space:
mode:
authorNick Clifton <nickc@redhat.com>2004-07-27 16:47:02 +0000
committerNick Clifton <nickc@redhat.com>2004-07-27 16:47:02 +0000
commit1bec8141aa331266a162701c3ba0e0ea9bf3b6d5 (patch)
tree701b9fae61d058022def731004c5231980b7c30a /ld/testsuite/ld-h8300/relax-5.d
parent406f8ff91f7a7f9700d2bd938c58a11cbfcc690a (diff)
downloadgdb-1bec8141aa331266a162701c3ba0e0ea9bf3b6d5.zip
gdb-1bec8141aa331266a162701c3ba0e0ea9bf3b6d5.tar.gz
gdb-1bec8141aa331266a162701c3ba0e0ea9bf3b6d5.tar.bz2
ld-h8300/h8300.exp: Addition of new test case to check relaxation for H8S target.
ld-h8300/relax-6.s: New test source file. ld-h8300/relax-6.d: New test expected disassembly file. ld-h8300/relax-6-coff.d: New test expected disassembly file for COFF format.
Diffstat (limited to 'ld/testsuite/ld-h8300/relax-5.d')
-rw-r--r--ld/testsuite/ld-h8300/relax-5.d80
1 files changed, 40 insertions, 40 deletions
diff --git a/ld/testsuite/ld-h8300/relax-5.d b/ld/testsuite/ld-h8300/relax-5.d
index d33eb0f..01e12a5 100644
--- a/ld/testsuite/ld-h8300/relax-5.d
+++ b/ld/testsuite/ld-h8300/relax-5.d
@@ -8,43 +8,43 @@
Disassembly of section .text:
00000100 <_start>:
- 100: 01 40 6b 00 00 00 ldc @0x0:16,ccr
- 106: 01 40 6b 00 7f ff ldc @0x7fff:16,ccr
- 10c: 01 40 6b 20 00 00 80 00 ldc @0x8000:32,ccr
- 114: 01 40 6b 20 00 00 ff 00 ldc @0xff00:32,ccr
- 11c: 01 40 6b 20 00 ff ff 00 ldc @0xffff00:32,ccr
- 124: 01 40 6b 20 ff ff 7f ff ldc @0xffff7fff:32,ccr
- 12c: 01 40 6b 00 80 00 ldc @0x8000:16,ccr
- 132: 01 40 6b 00 fe ff ldc @0xfeff:16,ccr
- 138: 01 40 6b 00 ff 00 ldc @0xff00:16,ccr
- 13e: 01 40 6b 00 ff ff ldc @0xffff:16,ccr
- 144: 01 40 6b 80 00 00 stc ccr,@0x0:16
- 14a: 01 40 6b 80 7f ff stc ccr,@0x7fff:16
- 150: 01 40 6b a0 00 00 80 00 stc ccr,@0x8000:32
- 158: 01 40 6b a0 00 00 ff 00 stc ccr,@0xff00:32
- 160: 01 40 6b a0 00 ff ff 00 stc ccr,@0xffff00:32
- 168: 01 40 6b a0 ff ff 7f ff stc ccr,@0xffff7fff:32
- 170: 01 40 6b 80 80 00 stc ccr,@0x8000:16
- 176: 01 40 6b 80 fe ff stc ccr,@0xfeff:16
- 17c: 01 40 6b 80 ff 00 stc ccr,@0xff00:16
- 182: 01 40 6b 80 ff ff stc ccr,@0xffff:16
- 188: 01 41 6b 00 00 00 ldc @0x0:16,exr
- 18e: 01 41 6b 00 7f ff ldc @0x7fff:16,exr
- 194: 01 41 6b 20 00 00 80 00 ldc @0x8000:32,exr
- 19c: 01 41 6b 20 00 00 ff 00 ldc @0xff00:32,exr
- 1a4: 01 41 6b 20 00 ff ff 00 ldc @0xffff00:32,exr
- 1ac: 01 41 6b 20 ff ff 7f ff ldc @0xffff7fff:32,exr
- 1b4: 01 41 6b 00 80 00 ldc @0x8000:16,exr
- 1ba: 01 41 6b 00 fe ff ldc @0xfeff:16,exr
- 1c0: 01 41 6b 00 ff 00 ldc @0xff00:16,exr
- 1c6: 01 41 6b 00 ff ff ldc @0xffff:16,exr
- 1cc: 01 41 6b 80 00 00 stc exr,@0x0:16
- 1d2: 01 41 6b 80 7f ff stc exr,@0x7fff:16
- 1d8: 01 41 6b a0 00 00 80 00 stc exr,@0x8000:32
- 1e0: 01 41 6b a0 00 00 ff 00 stc exr,@0xff00:32
- 1e8: 01 41 6b a0 00 ff ff 00 stc exr,@0xffff00:32
- 1f0: 01 41 6b a0 ff ff 7f ff stc exr,@0xffff7fff:32
- 1f8: 01 41 6b 80 80 00 stc exr,@0x8000:16
- 1fe: 01 41 6b 80 fe ff stc exr,@0xfeff:16
- 204: 01 41 6b 80 ff 00 stc exr,@0xff00:16
- 20a: 01 41 6b 80 ff ff stc exr,@0xffff:16
+ 100: ldc @0x0:16,ccr
+ 106: ldc @0x7fff:16,ccr
+ 10c: ldc @0x8000:32,ccr
+ 114: ldc @0xff00:32,ccr
+ 11c: ldc @0xffff00:32,ccr
+ 124: ldc @0xffff7fff:32,ccr
+ 12c: ldc @0x8000:16,ccr
+ 132: ldc @0xfeff:16,ccr
+ 138: ldc @0xff00:16,ccr
+ 13e: ldc @0xffff:16,ccr
+ 144: stc ccr,@0x0:16
+ 14a: stc ccr,@0x7fff:16
+ 150: stc ccr,@0x8000:32
+ 158: stc ccr,@0xff00:32
+ 160: stc ccr,@0xffff00:32
+ 168: stc ccr,@0xffff7fff:32
+ 170: stc ccr,@0x8000:16
+ 176: stc ccr,@0xfeff:16
+ 17c: stc ccr,@0xff00:16
+ 182: stc ccr,@0xffff:16
+ 188: ldc @0x0:16,exr
+ 18e: ldc @0x7fff:16,exr
+ 194: ldc @0x8000:32,exr
+ 19c: ldc @0xff00:32,exr
+ 1a4: ldc @0xffff00:32,exr
+ 1ac: ldc @0xffff7fff:32,exr
+ 1b4: ldc @0x8000:16,exr
+ 1ba: ldc @0xfeff:16,exr
+ 1c0: ldc @0xff00:16,exr
+ 1c6: ldc @0xffff:16,exr
+ 1cc: stc exr,@0x0:16
+ 1d2: stc exr,@0x7fff:16
+ 1d8: stc exr,@0x8000:32
+ 1e0: stc exr,@0xff00:32
+ 1e8: stc exr,@0xffff00:32
+ 1f0: stc exr,@0xffff7fff:32
+ 1f8: stc exr,@0x8000:16
+ 1fe: stc exr,@0xfeff:16
+ 204: stc exr,@0xff00:16
+ 20a: stc exr,@0xffff:16