aboutsummaryrefslogtreecommitdiff
path: root/include/opcode/mips.h
diff options
context:
space:
mode:
authorMaciej W. Rozycki <macro@imgtec.com>2016-12-07 02:27:57 +0000
committerMaciej W. Rozycki <macro@imgtec.com>2016-12-07 12:26:11 +0000
commitb8760d2cb51517789110c7b2dbd8f61dce08291d (patch)
treeb1a8992f85385f8f9a512db81154546529ccb04f /include/opcode/mips.h
parentbe0fcbee1d47558af13288c6aece922dd4be6df5 (diff)
downloadgdb-b8760d2cb51517789110c7b2dbd8f61dce08291d.zip
gdb-b8760d2cb51517789110c7b2dbd8f61dce08291d.tar.gz
gdb-b8760d2cb51517789110c7b2dbd8f61dce08291d.tar.bz2
MIPS/include: opcode/mips.h: Add a comment for ASE_DSPR3
Complement commit 8f4f9071ad5f ("Add MIPS32 DSPr3 support."). include/ * opcode/mips.h (ASE_DSPR3): Add a comment.
Diffstat (limited to 'include/opcode/mips.h')
-rw-r--r--include/opcode/mips.h1
1 files changed, 1 insertions, 0 deletions
diff --git a/include/opcode/mips.h b/include/opcode/mips.h
index b1d4ef6..08bc24f 100644
--- a/include/opcode/mips.h
+++ b/include/opcode/mips.h
@@ -1260,6 +1260,7 @@ static const unsigned int mips_isa_table[] = {
#define ASE_MSA64 0x00001000
/* eXtended Physical Address (XPA) Extension. */
#define ASE_XPA 0x00002000
+/* DSP R3 Module. */
#define ASE_DSPR3 0x00004000
/* MIPS ISA defines, use instead of hardcoding ISA level. */