diff options
| author | Luis Machado <luis.machado@linaro.org> | 2021-06-24 13:06:20 -0300 |
|---|---|---|
| committer | Luis Machado <luis.machado@linaro.org> | 2021-06-28 15:20:18 -0300 |
| commit | e660f4e9054d03549c565a762ba3a8b6e0092d99 (patch) | |
| tree | 56c80b514a88d0d4701cf21148abcd8f35941f12 /gdb | |
| parent | 0a3b55a669ecde094afde207ba57ce478f9e1f6b (diff) | |
| download | gdb-e660f4e9054d03549c565a762ba3a8b6e0092d99.zip gdb-e660f4e9054d03549c565a762ba3a8b6e0092d99.tar.gz gdb-e660f4e9054d03549c565a762ba3a8b6e0092d99.tar.bz2 | |
Fix FFR register size for core files.
The FFR register has a size of VL bits, not 32 bits.
This causes issues when writing core files with the gcore command and when
reading them. The FFR register sometimes shows up with garbage data.
gdb/ChangeLog:
2021-06-28 Luis Machado <luis.machado@linaro.org>
* aarch64-linux-tdep.c
(aarch64_linux_iterate_over_regset_sections): Fix FFR register size.
Diffstat (limited to 'gdb')
| -rw-r--r-- | gdb/ChangeLog | 5 | ||||
| -rw-r--r-- | gdb/aarch64-linux-tdep.c | 2 |
2 files changed, 6 insertions, 1 deletions
diff --git a/gdb/ChangeLog b/gdb/ChangeLog index 0d80f3d..92a102c 100644 --- a/gdb/ChangeLog +++ b/gdb/ChangeLog @@ -1,6 +1,11 @@ 2021-06-28 Luis Machado <luis.machado@linaro.org> * aarch64-linux-tdep.c + (aarch64_linux_iterate_over_regset_sections): Fix FFR register size. + +2021-06-28 Luis Machado <luis.machado@linaro.org> + + * aarch64-linux-tdep.c (aarch64_linux_iterate_over_regset_sections): Update tag_ctl register size. * aarch64-linux-tdep.h (AARCH64_LINUX_SIZEOF_MTE_REGSET): Set to diff --git a/gdb/aarch64-linux-tdep.c b/gdb/aarch64-linux-tdep.c index d541c6a..1670352 100644 --- a/gdb/aarch64-linux-tdep.c +++ b/gdb/aarch64-linux-tdep.c @@ -687,7 +687,7 @@ aarch64_linux_iterate_over_regset_sections (struct gdbarch *gdbarch, { { 32, AARCH64_SVE_Z0_REGNUM, (int) (tdep->vq * 16) }, { 16, AARCH64_SVE_P0_REGNUM, (int) (tdep->vq * 16 / 8) }, - { 1, AARCH64_SVE_FFR_REGNUM, 4 }, + { 1, AARCH64_SVE_FFR_REGNUM, (int) (tdep->vq * 16 / 8) }, { 1, AARCH64_FPSR_REGNUM, 4 }, { 1, AARCH64_FPCR_REGNUM, 4 }, { 0 } |