aboutsummaryrefslogtreecommitdiff
path: root/gdb/python/py-record.c
diff options
context:
space:
mode:
authorThomas Preud'homme <thomas.preudhomme@arm.com>2018-01-15 14:11:02 +0000
committerThomas Preud'homme <thomas.preudhomme@arm.com>2018-01-15 14:11:02 +0000
commit2875ce2b55bdda40107ef3500edfeccfb29f14e6 (patch)
treeae0b35dfd39a8605accf6b3d0bcf2e11e7aed654 /gdb/python/py-record.c
parentdf9909b8675c8c9b6fa88c5d13afd2efa66dcf68 (diff)
downloadgdb-2875ce2b55bdda40107ef3500edfeccfb29f14e6.zip
gdb-2875ce2b55bdda40107ef3500edfeccfb29f14e6.tar.gz
gdb-2875ce2b55bdda40107ef3500edfeccfb29f14e6.tar.bz2
[ARM] Enable conditional Armv8-M instructions
Newly introduced instructions common to ARMv8-M Baseline and Mainline are currently all marked as unconditional. However, all instructions but sg (ie. blxns, bxns, tt, ttt, tta, ttat, vlldm and vlstm) do actually support conditional execution. This patch fixes the definition of these instructions accordingly. 2018-01-15 Thomas Preud'homme <thomas.preudhomme@arm.com> gas/ * config/tc-arm.c (insns): Make blxns, bxns, tt, ttt, tta, ttat, vlldm and vlstm conditionally executable and reindent parameters. * testsuite/gas/arm/archv8m-cmse-main.s: Add conditional version of aforementionned instructions.
Diffstat (limited to 'gdb/python/py-record.c')
0 files changed, 0 insertions, 0 deletions