aboutsummaryrefslogtreecommitdiff
path: root/cpu
diff options
context:
space:
mode:
authorKito Cheng <kito.cheng@gmail.com>2017-01-03 17:42:01 +0000
committerNick Clifton <nickc@redhat.com>2017-01-03 17:42:01 +0000
commitcc917fd93d2a836adfd61b91df021cf835e88fd1 (patch)
tree27bd4adc36ad4418cd312b6b3552df1f650287e1 /cpu
parentde1010f40884537cf0905ad134162cd2db71dc2a (diff)
downloadgdb-cc917fd93d2a836adfd61b91df021cf835e88fd1.zip
gdb-cc917fd93d2a836adfd61b91df021cf835e88fd1.tar.gz
gdb-cc917fd93d2a836adfd61b91df021cf835e88fd1.tar.bz2
Add support for the Q extension to the RISCV ISA.
gas * config/tc-riscv.c (riscv_set_arch): Whitelist the "q" ISA extension. (riscv_after_parse_args): Set FLOAT_ABI_QUAD when the Q ISA is enabled and no other ABI is specified. include * opcode/riscv-opc.h: Add support for the "q" ISA extension. opcodes * riscv-opc.c (riscv-opcodes): Add support for the "q" ISA extension. * riscv-opcodes/all-opcodes: Likewise.
Diffstat (limited to 'cpu')
0 files changed, 0 insertions, 0 deletions