aboutsummaryrefslogtreecommitdiff
path: root/cpu/m32c.opc
diff options
context:
space:
mode:
authorPaul Brook <paul@codesourcery.com>2008-03-05 01:31:26 +0000
committerPaul Brook <paul@codesourcery.com>2008-03-05 01:31:26 +0000
commit7e8064706d5504d9f4f77d94778cd713bfe8cfb1 (patch)
tree8d53fda22cd862e95bf56318a7e1ba2305d6b899 /cpu/m32c.opc
parentfb66452df48193e0df08a314dc25390d9fa7c729 (diff)
downloadgdb-7e8064706d5504d9f4f77d94778cd713bfe8cfb1.zip
gdb-7e8064706d5504d9f4f77d94778cd713bfe8cfb1.tar.gz
gdb-7e8064706d5504d9f4f77d94778cd713bfe8cfb1.tar.bz2
2008-03-04 Paul Brook <paul@codesourcery.com>
gas/ * config/tc-arm.c (arm_ext_barrier, arm_ext_msr): New. (arm_ext_v7m): Rename... (arm_ext_m): ... to this. Include v6-M. (do_t_add_sub): Allow narrow low-reg non flag setting adds. (do_t_mrs, do_t_msr, aeabi_set_public_attributes): Use arm_ext_m. (md_assemble): Allow wide msr instructions. (insns): Add classifications for v6-m instructions. (arm_cpu_option_table): Add cortex-m1. (arm_arch_option_table): Add armv6-m. (cpu_arch): Add ARM_ARCH_V6M. Fix numbering of other v6 variants. gas/testsuite/ * gas/arm/archv6m.d: New test. * gas/arm/archv6m.s: New test. * gas/arm/t16-bad.s: Test low register non flag setting add. * gas/arm/t16-bad.l: Update expected output. include/opcode/ * arm.h (ARM_EXT_V6M, ARM_EXT_BARRIER, ARM_EXT_THUMB_MSR): Define. (ARM_AEXT_V6T2, ARM_AEXT_V7_ARM, ARM_AEXT_V7M): Use new flags. (ARM_AEXT_V6M, ARM_ARCH_V6M): Define.
Diffstat (limited to 'cpu/m32c.opc')
0 files changed, 0 insertions, 0 deletions