diff options
author | Michael Snyder <msnyder@vmware.com> | 2003-09-03 21:51:57 +0000 |
---|---|---|
committer | Michael Snyder <msnyder@vmware.com> | 2003-09-03 21:51:57 +0000 |
commit | 0eb3d260696f7d6eb1aaa3c922bcc0bf7d0e2461 (patch) | |
tree | fc983ffaccc1c7df809a130f867fe6b9a39fe521 | |
parent | 52d16ba83d2fbdc44595f9abc673663e86023f6b (diff) | |
download | gdb-0eb3d260696f7d6eb1aaa3c922bcc0bf7d0e2461.zip gdb-0eb3d260696f7d6eb1aaa3c922bcc0bf7d0e2461.tar.gz gdb-0eb3d260696f7d6eb1aaa3c922bcc0bf7d0e2461.tar.bz2 |
2003-09-03 Michael Snyder <msnyder@redhat.com>
* sim/frv/interrupts/Ipipe-fr400.cgs: New file.
* sim/frv/interrupts/Ipipe-fr500.cgs: New file.
* sim/frv/interrupts/Ipipe.cgs: Remove (replaced by above).
-rw-r--r-- | sim/testsuite/ChangeLog | 6 | ||||
-rw-r--r-- | sim/testsuite/sim/frv/interrupts/Ipipe-fr400.cgs | 35 | ||||
-rw-r--r-- | sim/testsuite/sim/frv/interrupts/Ipipe-fr500.cgs (renamed from sim/testsuite/sim/frv/interrupts/Ipipe.cgs) | 8 |
3 files changed, 45 insertions, 4 deletions
diff --git a/sim/testsuite/ChangeLog b/sim/testsuite/ChangeLog index 55fb628..cc018d3 100644 --- a/sim/testsuite/ChangeLog +++ b/sim/testsuite/ChangeLog @@ -1,3 +1,9 @@ +2003-09-03 Michael Snyder <msnyder@redhat.com> + + * sim/frv/interrupts/Ipipe-fr400.cgs: New file. + * sim/frv/interrupts/Ipipe-fr500.cgs: New file. + * sim/frv/interrupts/Ipipe.cgs: Remove (replaced by above). + 2003-08-20 Michael Snyder <msnyder@redhat.com> On behalf of Dave Brolley diff --git a/sim/testsuite/sim/frv/interrupts/Ipipe-fr400.cgs b/sim/testsuite/sim/frv/interrupts/Ipipe-fr400.cgs new file mode 100644 index 0000000..dad9f0e --- /dev/null +++ b/sim/testsuite/sim/frv/interrupts/Ipipe-fr400.cgs @@ -0,0 +1,35 @@ +# frv testcase +# mach: fr400 + + .include "testutils.inc" + + start + + .global Ipipe +Ipipe: + ; Clear the packing bit of the insn at 'pack:'. We can't + ; simply use '.p' because the assembler will catch the error. + set_gr_mem pack,gr10 + and_gr_immed 0x7fffffff,gr10 + set_mem_gr gr10,pack + set_gr_addr pack,gr10 + flush_data_cache gr10 + + and_spr_immed -4081,tbr ; clear tbr.tt + set_gr_spr tbr,gr7 + inc_gr_immed 0x070,gr7 ; address of exception handler + set_bctrlr_0_0 gr7 + set_spr_immed 128,lcr + set_spr_addr ok0,lr + set_psr_et 1 + +bundle: add.p gr1,gr1,gr1 +pack: add gr2,gr2,gr2 +bad: add gr3,gr3,gr3 + fail +ok0: + test_spr_immed 1,esfr1 + test_spr_bits 0x3f,0,0xb,esr0 + test_spr_addr bundle,epcr0 + + pass diff --git a/sim/testsuite/sim/frv/interrupts/Ipipe.cgs b/sim/testsuite/sim/frv/interrupts/Ipipe-fr500.cgs index aeeabd9..41b137b 100644 --- a/sim/testsuite/sim/frv/interrupts/Ipipe.cgs +++ b/sim/testsuite/sim/frv/interrupts/Ipipe-fr500.cgs @@ -1,5 +1,5 @@ -# FRV testcase -# mach: fr400,fr500 +# frv testcase +# mach: fr500 .include "testutils.inc" @@ -7,8 +7,8 @@ .global Ipipe Ipipe: - ; clear the packing bit if the insn at 'pack:'. We can't simply use - ; '.p' because the assembler will catch the error. + ; Clear the packing bit of the insn at 'pack:'. We can't + ; simply use '.p' because the assembler will catch the error. set_gr_mem pack,gr10 and_gr_immed 0x7fffffff,gr10 set_mem_gr gr10,pack |