blob: e1260d11fd1843fe6c4158b1b29696cbc72561f4 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
|
/* { dg-options "-O3 -maltivec" } */
/* { dg-require-effective-target powerpc_altivec } */
/* Check vectorizer can exploit vector rotation instructions on Power, mainly
for the case rotation count is const number.
Check for instructions vrlb/vrlh/vrlw only available if altivec supported. */
#define N 256
unsigned int suw[N], ruw[N];
unsigned short suh[N], ruh[N];
unsigned char sub[N], rub[N];
void
testUW ()
{
for (int i = 0; i < 256; ++i)
ruw[i] = (suw[i] >> 8) | (suw[i] << (sizeof (suw[0]) * 8 - 8));
}
void
testUH ()
{
for (int i = 0; i < 256; ++i)
ruh[i] = (unsigned short) (suh[i] >> 9)
| (unsigned short) (suh[i] << (sizeof (suh[0]) * 8 - 9));
}
void
testUB ()
{
for (int i = 0; i < 256; ++i)
rub[i] = (unsigned char) (sub[i] >> 5)
| (unsigned char) (sub[i] << (sizeof (sub[0]) * 8 - 5));
}
/* { dg-final { scan-assembler {\mvrlw\M} } } */
/* { dg-final { scan-assembler {\mvrlh\M} } } */
/* { dg-final { scan-assembler {\mvrlb\M} } } */
|
